

FILEID**LIBDECODF

H 8

A 10x10 grid of cells. The symbols are distributed as follows: 'L' appears in the first four columns of the first two rows; 'I' appears in the fifth column of the first five rows; 'S' appears in the last three columns of the last two rows; and the remaining cells are blank.

(2) 77
(4) 260
(5) 585
(12) 2056

DECLARATIONS
LIB\$DECODE_FAULT - Decode instruction stream.
DECODE_FAULT - major processing routine
Operand Decoding Routines

```
0000 1 .TITLE LIB$DECODE_FAULT - Decode instruction stream
0000 2 .IDENT 71-009/ ; File: LIBDECODEF.MAR Edit: SBL1009
0000 3 ****
0000 4 ****
0000 5 */
0000 6 */ COPYRIGHT (c) 1978, 1980, 1982, 1984 BY
0000 7 */ DIGITAL EQUIPMENT CORPORATION, MAYNARD, MASSACHUSETTS.
0000 8 */ ALL RIGHTS RESERVED.
0000 9 */
0000 10 */ THIS SOFTWARE IS FURNISHED UNDER A LICENSE AND MAY BE USED AND COPIED
0000 11 */ ONLY IN ACCORDANCE WITH THE TERMS OF SUCH LICENSE AND WITH THE
0000 12 */ INCLUSION OF THE ABOVE COPYRIGHT NOTICE. THIS SOFTWARE OR ANY OTHER
0000 13 */ COPIES THEREOF MAY NOT BE PROVIDED OR OTHERWISE MADE AVAILABLE TO ANY
0000 14 */ OTHER PERSON. NO TITLE TO AND OWNERSHIP OF THE SOFTWARE IS HEREBY
0000 15 */ TRANSFERRED.
0000 16 */
0000 17 */ THE INFORMATION IN THIS SOFTWARE IS SUBJECT TO CHANGE WITHOUT NOTICE
0000 18 */ AND SHOULD NOT BE CONSTRUED AS A COMMITMENT BY DIGITAL EQUIPMENT
0000 19 */ CORPORATION.
0000 20 */
0000 21 */ DIGITAL ASSUMES NO RESPONSIBILITY FOR THE USE OR RELIABILITY OF ITS
0000 22 */ SOFTWARE ON EQUIPMENT WHICH IS NOT SUPPLIED BY DIGITAL.
0000 23 */
0000 24 */
0000 25 ****
0000 26 */
0000 27 */
0000 28 */++ FACILITY: General Utility Library
0000 29 */
0000 30 */ ABSTRACT:
0000 31 */
0000 32 */ LIB$DECODE_FAULT is a procedure which analyzes the instruction
0000 33 */ stream and environment at the time of an instruction fault and
0000 34 */ which calls a user-supplied procedure to "handle" the fault.
0000 35 */
0000 36 */ ENVIRONMENT: Runs at any access mode, AST Reentrant
0000 37 */
0000 38 */ AUTHOR: Steven B. Lionel, 12-August-1981
0000 39 */
0000 40 */ NOTE: This module contains a great amount of code adapted from
0000 41 */ LIBSEMULATE, written by Derek Zave. Because of the large
0000 42 */ amount of common code between this module, LIBSEMULATE and
0000 43 */ LIBSSIM_TRAP (also written by Derek Zave), all three
0000 44 */ modules should be investigated if a problem should be found
0000 45 */ in any one of them.
0000 46 */
0000 47 */
0000 48 */ MODIFIED BY:
0000 49 */
0000 50 */ 1-001 - Original. SBL 12-Aug-1981
0000 51 */ 1-002 - Make register change counters words instead of bytes, since the
0000 52 */ modification can conceivably be greater than 256 bytes.
0000 53 */ Increase user stack to 80 longwords to be safe. SBL 11-Sept-1981
0000 54 */ 1-003 - Correct argument count test for user arg and opcode_table.
0000 55 */ Correct test for valid standard opcode. Correct register-mode
0000 56 */ operand processing. SBL 20-Oct-1981
0000 57 */ 1-004 - Correct 1-byte vs. 2-byte opcode test. Swap order of Modify and
```

0000 58 : Write access codes. SBL 22-Oct-1981
0000 59 : 1-005 - Correct and rearrange order of exception-type checks. Use
0000 60 LIB\$GET_OPCODE if a BPT is found. SBL 10-Dec-1981
0000 61 1-006 - If FPD Ts set, and the addressing mode is autoincrement or
0000 62 autoincrement deferred, and the base register is PC, do the
0000 63 autoincrement anyway. This is because we must step the PC over
0000 64 the operand. SBL 28-Jun-1982
0000 65 1-007 - Don't set PSL\$V_TP if PSL\$V_TBIT is set. The architecture says
0000 66 we're not supposed to, and it gets in the way of doing trace
0000 67 trapping. SBL 22-Nov-1982
0000 68 1-008 - Add new parameter original_registers to the action routine which
0000 69 contains the contents of the registers at the time of the fault
0000 70 BEFORE autoincrement/autodecrement. Recognize new return status
0000 71 LIB\$_RESTART from action routine to restart current instruction.
0000 72 This allows trace routines to be implemented. Retract 1-007 as
0000 73 the rest of the code properly manipulates TP. SBL 11-May-1983
0000 74 ; 1-009 - Fix "branch destination out of range". SBL 24-May-1983
0000 75 ;--

0000 77 .SBTTL DECLARATIONS
0000 78 :
0000 79 : LIBRARY MACRO CALLS:
0000 80 :
0000 81 SSSDEF : System Status Codes
0000 82 SSFDEF : Stack frame definitions
0000 83 SDSCDEF : Descriptor codes
0000 84 SCHFDEF : Condition handling codes
0000 85 SPSLDEF : Processor Status Longword codes
0000 86 SLIBDCFDEF : LIB\$DECODE_FAULT definitions
0000 87 :
0000 88 : EXTERNAL DECLARATIONS:
0000 89 :
0000 90 .DSABL GBL : Force all external symbols to be declared
0000 91 .EXTRN SYSCALL HANDL : System routine that calls handlers
0000 92 .EXTRN SYSSSRCHANDLER : System routine that looks for handlers
0000 93 .EXTRN SYSSUNWIND : SUNWIND system service
0000 94 .EXTRN LIB\$GET_OPCODE : Get original opcode from debugger
0000 95 .EXTRN LIB\$STOP : Signal severe error
0000 96 .EXTRN LIB\$_INVARG : Invalid argument error code
0000 97 .EXTRN LIB\$_RESTART : Restart current instruction
0000 98 :
0000 99 : MACROS:
0000 100 :
0000 101 :
0000 102 : Macro for Comparing Condition Codes
.MACRO CMPCOND COND,LOC
CMPZV #3,#26,LOC,#CONDA-3
.ENDM
0000 103 :
0000 104 :
0000 105 :
0000 106 :
0000 107 : Macro for generating operand definition codes
.MACRO OPDEF A1,A2,A3,A4,A5,A6
.IRP XCODE,<A1,A2,A3,A4,A5,A6>
.IF NOT_BLANK XCODE
.BYTE <LIB\$K DCFTYP %EXTRACT(1,1,XCODE)@LIB\$V_DCFTYP>+ -
LIB\$K_DCFACC_%EXTRACT(0,1,XCODE)
.ENDC
.ENDR
0000 114 :
0000 115 :
0000 116 :
0000 117 :
0000 118 :
0000 119 : EQUATED SYMBOLS:
0000 120 :
0000 121 : See body of routine
0000 122 :
0000 123 :
0000 124 : OWN STORAGE:
0000 125 :
0000 126 : NONE
0000 127 :
0000 128 : PSECT DECLARATIONS:
0000 129 :
0000 130 :.PSECT _LIB\$CODE PIC, USR, CON, REL, LCL, SHR, -
0000 131 : EXE, RD, NOWRT, LONG
0000 132 :

0000	134	:	*****
0000	135	:	*
0000	136	:	*
0000	137	:	*
0000	138	:	*
0000	139	:	*
0000	140	:	*****
0000	141	:	Assorted Definitions
0000	142	:	*
0000	143	:	*
0000	144	:	*
00000050	145	:	Parameters
0000	146	CALL_ARGS =	80
			; flexible stack space (longwords)
	147		; This is enough for 16 octaword
	148		; operands, plus some extra room.
00000000	149	:	
00000000	150	:	
00000000	151	:	Call Frame Layout
00000000	152	:	
00000000	153	HANDLER =	0
00000004	154	SAVE_PSW =	4
00000006	155	SAVE_MASK =	6
0000000E	156	MASK_ALIGN =	14
00000008	157	SAVE_AP =	8
0000000C	158	SAVE_FP =	12
00000010	159	SAVE_PC =	16
00000014	160	REG_R0 =	20
00000018	161	REG_R1 =	24
0000001C	162	REG_R2 =	28
00000020	163	REG_R3 =	32
00000024	164	REG_R4 =	36
00000028	165	REG_R5 =	40
0000002C	166	REG_R6 =	44
00000030	167	REG_R7 =	48
00000034	168	REG_R8 =	52
00000038	169	REG_R9 =	56
0000003C	170	REG_R10 =	60
00000040	171	REG_R11 =	64
00000044	172	FRAME_END =	68
	173	:	; end of call frame
	174	:	
	175	:	Call Frame Extension Layout
00000044	176	REG_AP =	68
00000048	177	REG_FP =	72
0000004C	178	REG_SP =	76
00000050	179	REG_PC =	80
00000054	180	PSL =	84
00000058	181	LOCAL_END =	88
00000058	182	TEMP =	88
	183	:	
	184	:	Local Storage Layout
	185	:	
FFFFFFF	186	SAVE_ALIGN =	HANDLER-1
FFFFFFF	187	SAVE_PARCNT =	SAVE_ALIGN-1
FFFFFFF	188	MODE =	SAVE_PARCNT-1
FFFFFFF	189	FLAGS =	MODE-1
FFFFFFF	190	SAVE_DEPTH =	FLAGS-4
			; saved copy of alignment bits
			; saved copy of parameter count
			; access mode for probes
			; indicator flag bits
			; saved copy of signal depth

```

FFFFFFFFFF8 0000 191 SHORT_LOCAL = SAVE_DEPTH ; start of short local storage
FFFFFFFFFF4 0000 192 ORIG_PC = SHORT_LOCAL-4 ; original PC
FFFFFFFFFF0 0000 193 ORIG_SP = ORIG_PC-4 ; original SP
FFFFFFFFFFC 0000 194 ORIG_FP = ORIG_SP-4 ; original FP
FFFFFFFFFFB 0000 195 ORIG_AP = ORIG_FP-4 ; original AP
FFFFFFFFFFE4 0000 196 ORIG_R11 = ORIG_AP-4 ; original R11
FFFFFFFFFFE0 0000 197 ORIG_R10 = ORIG_R11-4 ; original R10
FFFFFFFFFFDC 0000 198 ORIG_R9 = ORIG_R10-4 ; original R9
FFFFFFFFFFDB 0000 199 ORIG_R8 = ORIG_R9-4 ; original R8
FFFFFFFFFFD4 0000 200 ORIG_R7 = ORIG_R8-4 ; original R7
FFFFFFFFFFD0 0000 201 ORIG_R6 = ORIG_R7-4 ; original R6
FFFFFFFFFFCC 0000 202 ORIG_R5 = ORIG_R6-4 ; original R5
FFFFFFFFFFC8 0000 203 ORIG_R4 = ORIG_R5-4 ; original R4
FFFFFFFFFFC4 0000 204 ORIG_R3 = ORIG_R4-4 ; original R3
FFFFFFFFFFC0 0000 205 ORIG_R2 = ORIG_R3-4 ; original R2
FFFFFFFFFFBC 0000 206 ORIG_R1 = ORIG_R2-4 ; original R1
FFFFFFFFFFB8 0000 207 ORIG_R0 = ORIG_R1-4 ; original R0
0000 208
0000 209 :+
0000 210 : Define sixteen octawords to hold immediate mode
0000 211 : operands which are to be read.
0000 212 :-
FFFFFEBB 0000 213 READ_OPERANDS = ORIG_R0 - 256 ; 16 octawords for operands
0000 214
0000 215
0000 216 :+
0000 217 : Define array of read operand addresses to be passed to user's action
0000 218 : routine.
0000 219 :-
FFFFFE78 0000 220 READ_ADDRS = READ_OPERANDS - 64 ; 16 longword addresses
0000 221
0000 222
0000 223 :+
0000 224 : Define array of write operand addresses to be passed to user's action
0000 225 : routine.
0000 226 :-
FFFFFE38 0000 227 WRITE_ADDRS = READ_ADDRS - 64 ; 16 longword addresses
0000 228
0000 229
0000 230
0000 231 :+
0000 232 : Define array of operand types to be passed to user's action routine.
0000 233 :-
FFFFDF8 0000 234 OPERAND_TYPES = WRITE_ADDRS - 64 ; 16 longwords
0000 235
FFFFDF4 0000 236 N_OF_OPERANDS = OPERAND_TYPES- 4 ; Number of operands
FFFFDF0 0000 237 INSTR_OPCODE = N_OF_OPERANDS - 4 ; Zero-extended opcode
FFFFFDEC 0000 238
0000 239
0000 240 INSTR_DEF = INSTR_OPCODE-4 ; address of instruction operand
0000 241 ; definition table entry
FFFFFDE8 0000 242 USER_ACT_ARG = INSTR_DEF-4 ; user action routine argument
FFFFFDE4 0000 243 USER_ACT_ENV = USER_ACT_ARG-4 ; user action routine environment
FFFFFDE0 0000 244 USER_ACT_ADR = USER_ACT_ENV-4 ; user action routine address
FFFFFDDC 0000 245 SAVE_SIGARGS = USER_ACT_ADR-4 ; address of signal arguments
FFFFFDD8 0000 246 COND_NAME = SAVE_SIGARGS-4 ; saved condition name
FFFFFDD8 0000 247 LOCAL_START = COND_NAME ; start of our local storage

```

	0000	248	:	
	0000	249	:	Flag Bit Numbers
	0000	250	:	
00000000	0000	251	V_REGISTER =	0 : Current operand is a register
00000001	0000	252	V_RESIGNAL =	1 : Resignal requested
	0000	253	:	
	0000	254	:	Flag Bit Masks
	0000	255	:	
00000001	0000	256	M_REGISTER =	1@V_REGISTER : Current operand is a register
00000002	0000	257	M_RESIGNAL =	1@V_RESIGNAL : Resignal requested
	0000	258	:	

0000 260 .SBTTL LIB\$DECODE_FAULT - Decode instruction stream.
0000 261 ++
0000 262 : FUNCTIONAL DESCRIPTION:
0000 263 : This procedure is to be called by a condition handler at the
0000 264 : time of an instruction fault. It determines the environment
0000 265 : of the fault, analyzes the instruction stream to locate
0000 266 : operands, and calls a user-supplied procedure to handle the
0000 267 : exception.
0000 268 :
0000 269 : CALLING SEQUENCE:
0000 270 :
0000 271 : status.wlc.v = LIB\$DECODE_FAULT (sigargs.rlu.ra, mechargs.rlu.ra,
0000 272 : user_action.cx.dp
0000 273 : [, user_arg.rz.v
0000 274 : [, opcode_table.rbu.ra]])
0000 275 :
0000 276 :
0000 277 : FORMAL PARAMETERS:
0000 278 :
0000 279 : sigargs = 4 : Address of signal arguments array
0000 280 : mechargs = 8 : Address of mechanism arguments array
0000 281 : user_action = 12 : Address of descriptor of user-action
0000 282 : procedure. Datatype may be BPV, in
0000 283 : which case the environment value is
0000 284 : loaded into R1 before calling. Other
0000 285 : types are assumed to be ZEM.
0000 286 : user_arg = 16 : Argument to user action routine (optional)
0000 287 : opcode_table = 20 : Address of byte array that specifies
0000 288 : additional opcode definitions. See
0000 289 : text below for more information.
0000 290 :
0000 291 : IMPLICIT INPUTS:
0000 292 : NONE
0000 293 :
0000 294 : IMPLICIT OUTPUTS:
0000 295 : NONE
0000 296 :
0000 297 :
0000 298 :
0000 299 : COMPLETION STATUS:
0000 300 :
0000 301 : SSS_RESIGNAL Resignal exception to next handler
0000 302 : This status is returned if the current
0000 303 : exception is not one of the recognized
0000 304 : faults or if the instruction being
0000 305 : executed can not be found in either the
0000 306 : user-supplied instruction definition
0000 307 : tables or our own.
0000 308 :
0000 309 : SIDE EFFECTS:
0000 310 :
0000 311 : Stack frames are unwound back to the frame which generated
0000 312 : the exception. Further side effects may be caused by the
0000 313 : user action routine.
0000 314 :
0000 315 : LIB\$INVARG Invalid argument to Run-Time Library
0000 316 : This exception is signalled if an instruction

			0000	317	:	
			0000	318	:	
			0000	319	:	
			0000	320	:	
			0000	321	:	
			0000	322	:	
			0000	323	:	
			0000	324	:	
			0000	325	-	
			0000	326		
			0000	327		
			0000	328		
			0000	329		
			0000	330		
			000A	331		
50	04 AC 003C	00	0002	332		
51	04 A0 00	0006	0006	333		
	5A 13 0013	0013	000A	334		
	4F 13 0015	0015	0013	335		
	4F 13 001E	001E	0015	336		
	44 13 0020	0020	001E	337		
	44 13 0029	0029	0020	338		
	39 13 002B	002B	0029	339		
	39 13 0034	0034	002B	340		
	2E 13 0036	0036	0034	341		
	2E 13 003F	003F	0036	342		
	23 13 0041	0041	003F	343		
	23 13 004A	004A	0041	344		
	23 13 004C	004C	004A	345		
	1C 13 0051	0051	004C	346		
	1C 13 0053	0053	0051	347		
	11 13 005C	005C	0053	348		
	50 0918 06	06	13	0067		
	50 0918 BF	BF	3C	0069	1S:	
			04	006E		
			006F	350		
			006F	351		
			006F	352	:	
			006F	353		
			006F	354		
			006F	355	-	
			006F	356		
			006F	357	2S:	
	51 FC A041	60	00	006F		
	51 61 7D	DE	0072	358		
	52 02 18	EF	0077	359		
61	01 52 E4	0C	007A	360		
	53 61 9A	13	0083	361		
	FD 8F 53	E6	0085	362		
	09 1F	0088	363	364		
61	02 52 D5	0C	008E	365		
	13 0092	3C	0094	366		
	53 61 3C	0094	0097	367		
			0097	368		
			0097	369		
			0097	370	:	
			0097	371		
			0097	372		
			0097	373	-	

definition in the user-supplied opcode table contains an invalid operand definition or if more than 16 operands are defined. Because this exception is signalled after the signal frames are unwound, the exception will appear to have come from a procedure called at the point of the faulting instruction.

.ENTRY LIB\$DECODE_FAULT,-
"M<R2,R3,R4,R5>
MOVL \$args(AP),R0
MOVL CH\$SIG_NAME(R0),R1
CMPCOND SSS_RESERVED,R1
BEQL 2S
CMPCOND SSS_FLOTOVF_F,R1
BEQL 2S
CMPCOND SSS_FLTUND_F,R1
BEQL 2S
CMPCOND SSS_FLTDIV_F,R1
BEQL 2S
CMPCOND SSS_OPCODE,R1
BEQL 2S
CMPCOND SSS_OPCCUS,R1
BEQL 2S
CMPCOND SSS_ACCVIO,R1
BEQL 2S
CMPCOND SSS_BREAK,R1
BEQL 2S
CMPCOND SSS_TBIT,R1
BEQL 2S
MOVZWL #SSS_RESIGNAL, R0
RET

; entrance
; entry mask
; R0 = signal array location
; R1 = signal name
; Reserved operand fault?
; Ok if it is
; Floating overflow fault?
; Ok if it is
; Floating underflow fault?
; Ok if it is
; Floating divide-by-zero fault?
; Ok if it is
; Opcode reserved to Digital?
; Ok if it is
; Opcode reserved to customers and CSS?
; Ok if it is
; Access violation?
; Ok if it is
; Breakpoint fault?
; Ok if it is
; Trace pending fault?
; Ok if it is
; Resignal exception
; Return to caller

;+
; Check to see if we can at least read the instruction opcode. If not,
; simply resignal. Get opcode into R3
;-

MOVL (R0),R1
MOVAL -4(R0)[R1],R1
MOVR (R1),R1
EXTZV #PSL\$V_CURMOD,#PSL\$S_CURMOD,R2,R2 ; Get current access mode
PROBER R2,#1,(R1)
BEQL 1S
MOVZBL (R1),R3
CMPB R3,#2XF0
BLSSU 3S
PROBER R2,#2,(R1)
BEQL 1S
MOVZWL (R1),R3

; Get signal argument count
; Get address of PC/PSL pair
; Get PC/PSL in R1-R2
; Can we read first byte?
; If not, resignal
; Get first opcode byte
; 2-byte opcode?
; skip if not
; Probe both bytes
; Skip if not accessible
; Get both opcode bytes


;+
; If the opcode is BPT, and if the exception is not SSS_BREAK, see
; if the debugger has modified the instruction stream.
;-

03 53 D1 0097 374 38: CMPL R3,#X03 ; Is it a BPT?
 34 12 009A 375 38: BNEQ 48 ; No, skip
 50 04 AC DD 009C 376 38: MOVL \$1args(AP),R0 ; Get condition name
 54 24 12 00AA 377 38: CMPCOND SSS_BREAK,CHFSL_SIG_NAME(R0) ; Is it SSS_BREAK?
 54 51 DD 00AC 378 38: BNEQ 48 ; No, skip
 51 51 00AF 379 38: MOVL R1,R4 ; Save PC
 00000000'GF 01 FB 00B1 380 38: PUSHL R1 ; Push PC of instruction
 51 54 DD 00B8 381 38: CALLS #1,G^LIBSGET_OPCODE ; Try to get original instruction
 53 50 00B8 382 38: MOVL R4,R1 ; Restore PC
 FD 8F 50 91 00BE 383 38: MOVL R0,R3 ; R3 has original opcode
 51 50 1F 00C2 384 38: CMPB R0,#XFD ; 2-byte opcode?
 61 02 52 0C 00C4 385 38: BLSSU 48 ; skip if not
 9F 13 00C8 386 38: PROBER R2,#2,(R1) ; Can we read both bytes?
 53 61 3C 00CA 387 38: BEQL 1S ; Resignal if not
 53 50 90 00CD 388 38: MOVZWL (R1),R3 ; Get second byte
 53 50 90 00D0 389 38: MOVB R0,R3 ; Get first byte
 00D0 390 38: ;
 00D0 391 38: ;+ See if the opcode is defined in either the user's opcode table or
 00D0 392 38: ; our own.
 00D0 393 38: ;
 55 53 DD 00D0 394 38: MOVL R3, R5 ; Save "real" opcode
 05 6C 91 00D3 395 38: CMPB (AP),#<opcode_table/4> ; opcode_table present?
 27 1F 00D6 396 38: BLSSU STD_OPCODE ; No
 54 14 AC DD 00D8 397 38: MOVL opcode_table(AP),R4 ; Get address of user opcode table
 21 13 00DC 398 38: BEQL STD_OPCODE ; If no table, look in standard tables
 51 84 9A 00DE 400 10S: MOVZBL (R4)+,R1 ; Get first byte from table
 FD 8F 51 91 00E1 401 38: CMPB R1,#XFD ; Is it a 2-byte opcode?
 51 0D 1F 00E5 402 38: BLSSU 11S ; Skip if not
 51 FF A4 3C 00E7 403 38: MOVZWL -1(R4),R1 ; Get two-byte code
 54 D6 00EB 404 38: INCL R4 ; Update table pointer
 FFFF 8F 51 B1 00ED 405 38: CMPW R1,#XFFFF ; End of opcode definitions?
 08 13 00F2 406 38: BEQL STD_OPCODE ; If so, search standard tables
 53 51 B1 00F4 407 11S: CMPW R1,R3 ; Is this the right opcode?
 41 13 00F7 408 38: BEQL INSTR_FOUND ; If so, we've got it!
 84 95 00F9 409 12S: TSTB (R4)+ ; Skip to next opcode
 FC 13 00FB 410 38: BEQL 12S ; Defined by end byte of zero
 DF 11 00FD 411 38: BRB 10S ; Look at next opcode
 00FF 412 38: ;
 00FF 413 38: ;+ Search our standard tables of opcode definitions.
 00FF 414 38: ;
 00FF 415 38: ;
 00FF 416 38: ;
 00FF 417 STD_OPCODE: ;
 FD 8F 53 91 00FF 418 38: CMPB R3,#XFD ; Known two-byte "stick"?
 14 1E 0103 419 38: BGEQU 20S ; Skip if maybe
 54 00000446'EF43 3C 0105 420 38: MOVZWL TAB_1BYTE[R3],R4 ; Get pattern offset
 25 13 010D 421 38: BEQL NOT_FOUND ; If zero, unknown opcode
 54 00000446'EF44 9E 010F 422 38: MOVAB TAB_1BYTE[R4],R4 ; Get pattern address
 21 11 0117 423 38: BRB INSTR_FOUND ; Pattern address in R4
 19 1A 0119 424 20S: BGTRU NOT_FOUND ; We have only the FD stick
 53 53 F8 8F 78 011B 425 38: ASHL #-8,R3,R3 ; Get second byte alone
 54 00000646'EF43 3C 0120 426 38: MOVZWL TAB_2BYTE[R3],R4 ; Get pattern address
 0A 13 0128 427 38: BEQL NOT_FOUND ; If zero, unknown opcode
 54 00000646'EF44 9F 012A 428 38: MOVAB TAB_2BYTE[R4],R4 ; Get address of pattern
 06 11 0132 429 38: BRB INSTR_FOUND ;
 0134 430 38: ;

0134 431 :+
 0134 432 : Come here if we can't find a definition for the instruction.
 0134 433 :-
 0134 434
 50 0918 8F 3C 0134 435 NOT_FOUND:
 04 0139 436 MOVZWL #SSS_RESIGNAL,R0 ; resignal current exception
 013A 437 RET ; Return to CHF
 013A 438
 013A 439 :+
 013A 440 : We now know that we want to handle the exception. Unwind the
 013A 441 stack frames back to the one which caused the exceptions. We actually
 013A 442 don't reset SP until the very end.
 013A 443 :-
 013A 444
 5E F4 AD 9E 013A 445 INSTR_FOUND:
 OFCO 8F BB 013E 446 MOVAB -12(FP),SP ; allocate stack space AP, FP, SP
 SE 18 C2 0142 447 PUSHR #^M<R6,R7,R8,R9,R10,R11> ; save registers R6-R11
 50 5D D0 0145 448 SUBL2 #24,SP ; allocate space for R0,R1,R2,R3,R4,R5
 0148 449 MOVL FP,R0 ; R0 = current frame pointer
 60 D5 0148 450
 27 13 014A 451 48: TSTL (R0) ; Does that frame have a handler?
 014C 452 BEQL 58 ; Skip if not
 014C 453 :+
 014C 454 Call frame's handler with SSS_UNWIND. Note that this is not exactly
 014C 455 how SYSSUNWIND does it, but is our best approximation. The difference
 014C 456 is that there is no protection from overlapping unwinds.
 014C 457 :-
 7E 50 D0 014C 458 MOVL R0,-(SP) ; Save our R0
 7E 7C 014F 459 CLRL -(SP) ; Construct mechanism argument list
 0151 460
 0151 461
 0151 462
 7E D4 0151 463 CLRL -(SP)
 50 DD 0153 464 PUSHL R0
 04 DD 0155 465 PUSHL #4
 7E 0920 8F 3C 0157 466 MOVZWL #SSS_UNWIND, -(SP) ; Create unwind signal argument list
 01 DD 015C 467 PUSHL #1
 08 AE 9F 015E 468 PUSHAB 8(SP)
 04 AE 9F 0161 469 PUSHAB 4(SP)
 51 60 D0 0164 470 MOVL (R0),R1
 00000000 GF 16 0167 471 JSB G^SYSCALL_HANDL
 SE 24 C0 016D 472 ADDL2 #36,SP
 50 BE D0 0170 473 MOVL (SP)+,R0 ; Pop back to our saved R0
 0173 474
 0173 475 : Ok, we're back from calling the handler. Now unwind the frame.
 0173 476 :-
 51 06 A0 0C 00 EF 0173 477 58: EXTZV #0,#12,SAVE MASK(R0),R1 ; R1 = register save mask
 52 14 A0 9E 0179 478 MOVAB REG_R0(R0),R2 ; R2 = start of registers in R0 frame
 53 51 0C 53 D4 017D 479 CLRL R3
 08 13 0184 480 68: FFS R3,#12,R1,R3
 6E43 82 D0 0186 481 BEQL 78
 55 D6 018A 482 MOVL (R2)+,(SP)[R3]
 F1 11 018C 483 INCL R3
 10 A0 30 AE 08 A0 7D 018E 484 BRB 68
 00000004 8F D1 0193 485 78: MOVQ SAVE_AP(R0),48(SP)
 06 13 019B 486 CMPL #SYSCALL_HANDL+4,16(R0)
 06 13 019B 487 BEQL 88 ; Is this the condition handler ?
 : yes - bypass

50 34 AE	DO 019D	488	MOVL	\$2(SP),R0	: R0 = location of next call frame
50 04 AC	DO 11	01A1	BRB	\$S	unwind the frame
1C C3	01A3	489	SUBL3	#28,sigargs(AP),R0	Find the address of the point before the signal arguments list
	01A8	490			where we will save the signal depth, user-action procedure and argument, operand pattern address and opcode.
	01A8	491			Set saved copy of SP
	01A8	492			R1 = mechanism array location
	01A8	493			get R0 and R1
	01A8	494			: Save signal depth
	01A8	495			Get user-action routine descriptor
38 AE 50	DO 01AB	496	MOVL	R0,56(SP)	skip if not
51 08 AC	DO 01AC	497	MOVL	mechargs(AP),R1	Fetch address and environment
6E 0C A1	7D 01B0	498	MOVQ	CHFSL_MCH_SAVR0(R1),(SP)	
04 A0 08 A1	DO 01B4	499	MOVL	CHFSL_MCH_DEPTH(R1),4(R0)	
51 0C AC	DO 01B9	500	MOVL	user_action(AP),R1	
20 02 A1	91 01BD	501	CMPB	DSCSB_DTYPE(R1),#DSCSK_DTYPE	
08 A0 04 B1	12 01C1	502	BNEQ	BPV ; Bound procedure value?	
08 A0 04 B1	7D 01C3	503	MOVA	ADSCSA_POINTER(R1),8(R0)	
08 A0 04 A1	DO 01CA	504	BRB	10\$	
0C A0 D4	01CF	505	MOVL	DSCSA_POINTER(R1),8(R0)	
10 A0 04 6C	7C 01D2	506	CLRL	12(R0)	
04 05 1F	01D5	507	CLRQ	16(R0)	
10 A0 10 AC	DO 01DA	509	CMPB	(AP),#<user_arg/4>	
14 A0 54	DO 01DF	510	BLSSU	11\$	
18 A0 55	DO 01E3	511	MOVL	user_arg(AP),16(R0)	
51 1C A0	DO 01E7	512	MOVL	R4,20(R0)	
60 1C A041	DO 01EB	513	MOVL	R5,24(R0)	
1C A041 50	DO 01F0	514	MOVL	28(R0),R1	
	01FS	515	MOVL	28(R0)[R1],(R0)	
	01FS	516	MOVL	R0,28(R0)[R1]	
	01FS	517			Move PSL to safe spot
	01FS	518			Move address of saved PSL to
	01FS	519			PSL's place on the stack
	01FS	520			
	01FS	521			
	01FS	522			
	01FS	523			
	01FS	524			
	01FS	525			
	01FS	526			
	01FS	527			
	01FS	528			
	01FS	529			
	01FS	530			
	01FS	531			
	01FS	532			
	01FS	533			
	01FS	534			
	01FS	535			
	01FS	536			
	01FS	537			
	01FS	538			
	01FS	539			
	01FS	540			
	01FS	541			
	01FS	542			
	01FS	543			
	01FS	544			

At this point, the stack looks like this:



01F5 545 :
 01F5 546 :
 01F5 547 :
 01F5 548 :
 01F5 549 :
 01F5 550 :
 01F5 551 :
 01F5 552 :
 01F5 553 :
 01F5 554 :
 01F5 555 :
 01F5 556 :
 01F5 557 :
 01F5 558 :
 01F5 559 : We now restore registers R0-SP in a single POPR. When we're done,
 01F5 560 : SP will point to the saved PSL where R0 points now.
 01F5 561 :
 01F5 562 :
 7FFF BF BA 01F5 563 POPR #^M<R0,R1,R2,R3,R4,R5,- : restore registers R0-SP
 01F9 564 R6,R7,R8,R9,R10,R11,AP,FP,SP>
 01F9 565 :
 01F9 566 :+ Compute distance we need to move SP to get CALL_ARGS arguments.
 01F9 567 :
 01F9 568 :-
 7E 00000047 BF 1C AE C3 01F9 569 SUBL3 28(SP),#<CALL_ARGS-9>,-(SP) ; Number of longwords to subtract
 0202 570 :\\ 28(SP) is the number of sigargs
 0202 571 :\\ The constant 9 includes 7
 0202 572 :\\ other pushed arguments, 1 for
 0202 573 :\\ the sigargs count and 1 for the
 0202 574 :\\ longword which is pushed by
 0202 575 :\\ this instruction.
 6E 04 C6 0202 576 MULL2 #4,(SP) : Get number of bytes
 SE 6E C2 0205 577 SUBL2 (SP),SP : There are now CALL_ARGS longwords
 0208 578 : from (SP) to where we've stored
 0208 579 : "pointer A". The CALLS instruction
 11'AF 00000050 BF FB 0208 580 CALLS #CALL_ARGS,B^DECODE_FAULT : will push one more longword.
 00 0210 581 HALT : call the major routine
 0211 582 : execution should never return here
 0211 583 :

0211	585
0211	586
0211	587
0211	588
0211	589
0211	590
0211	591
0211	592
0211	593
0211	594
0211	595
0211	596
0211	597
0211	598
0211	599
0211	600
0211	601
0211	602
0211	603
0211	604
0211	605
0211	606
0211	607
0211	608
0211	609
0211	610
0211	611
0211	612
0211	613
0211	614
0211	615
0211	616
0211	617
0211	618
0211	619
0211	620
0211	621
0211	622
0211	623
0211	624
0211	625
0211	626
0211	627
0211	628
0211	629
0211	630
0211	631
0211	632
0211	633
0211	634
0211	635
0211	636
0211	637
0211	638
0211	639
0211	640
0211	641

.SBTTL DECODE_FAULT - major processing routine
DECODE_FAULT - major processing routine
parameters: (Described Below)

Discussion

This is the major processing routine for LIBSDECODE_FAULT. The parameter list consists of CALL_ARGS+1 longwords, the last several of which contain the signal arguments list (including PC and PSL), the handler depth (from the now-clobbered mechanism list) and the addresses of the user action routine, environment, argument, instruction operand pattern address, and instruction opcode.

When the routine is entered the CALLS instruction saves the user's registers R0 to R11 in order and saves AP and FP elsewhere in the frame. The routine extends the saved registers by saving the user's AP, FP, SP, PC, and PSL after the saved register area (the last two are taken from the parameter list).

Because we don't know the length of the signal argument list, we need a clue as to where the values we saved begin. This is found by looking at the very last argument. There we saved the address into the list of where the remaining values start. Refer to the previous page for more details.

The local storage is allocated by extending the stack. The cell MODE is set equal to the current access mode for use in probing memory references. The alignment bits in the call frame and the call parameter count are also saved so there is a safe copy to use when processing unwinds. The original contents of the registers are saved.

The instruction PC is then loaded into R11 and the opcode saved. Next, each operand of the instruction is located. For each operand, its type and location is stored in an array to be passed later to the user action routine. However, if the FPD bit is set in the PSL, no operands are fetched. If this is the case, the number of operands passed to the user-action routine is zero. However, the contents of register PC in the register array will point to the next instruction. It is assumed that if FPD is set that the registers and/or stack contain preprocessed operands.

Notes: 1. From the description of the way the simulated register area is constructed, it is clear that the length longword of the parameter list is overwritten. All of the methods of leaving put this longword back together. The internal condition handler does this if it detects an unwind.
2. The location of the instruction being processed is

0211 642 :
 0211 643 :
 0211 644 :
 0211 645 :
 0211 646 DECODE_FAULT:
 .WORD ^M<R0,R1,R2,R3,R4,R5,R6,R7,R8,R9,R10,R11>; entry mask
 LOCAL_START(FP),SP ; allocate the local storage
 #MASK_ALIGN,N2,SAVE_MASK(FP),R0 ; R0 = alignment bits
 R0,SAVE ALIGN(FP) ; save them
 #CALL_ARGS,SAVE_PARCNT(FP) ; save the parameter count
 FLAGSF(FP) ; clear the flag bits
 W^COND_HANDLER,HANDLER(FP) ; set up the condition handler
 SAVE_AP(FP),REG_AP(FP) ; move user's AP and FP into place
 4*<CALL_ARGS+1>(AP),REG_SP(FP) ; move user's SP into place
 4*<CALL_ARGS-1>(AP),REG_PC(FP) ; move PC into place
 REG_R0(FP),R0 ; Address of current R0
 ORIG_R0(FP),R1 ; Address to save original R0
 MOVQ (R0)+,(R1)+ ; Save R0-R1
 MOVQ (R0)+,(R1)+ ; Save R2-R3
 MOVQ (R0)+,(R1)+ ; Save R4-R5
 MOVQ (R0)+,(R1)+ ; Save R6-R7
 MOVQ (R0)+,(R1)+ ; Save R8-R9
 MOVQ (R0)+,(R1)+ ; Save R10-R11
 MOVQ (R0)+,(R1)+ ; Save AP-FP
 MOVQ (R0)+,(R1)+ ; Save SP-PC
 Get value of 'Pointer A'
 Store user's PSL
 Save handler depth
 Save user action routine address and environment
 Save user action argument
 Get instruction pattern address
 Get opcode
 Get minus signal arg count
 Allocate space for signal arguments

50 06 SE FDD8 CD 0FFF 9E 0211 647 : entrance
 06 AD 02 0E FF 0213 648 :
 FF AD 50 90 0218 649 :
 FE AD 50 8F 90 0222 650 :
 6D 0415 CF 9E 022A 651 :
 44 AD 08 AD 70 022F 652 :
 4C AD 0144 CC 9E 0234 653 :
 50 AD 013C CC D0 023A 654 :
 50 14 AD 9E 0240 655 :
 51 B8 AD 9E 0244 656 :
 81 80 7D 0248 657 :
 81 80 7D 024B 658 :
 81 80 7D 024E 659 :
 81 80 7D 0251 660 :
 81 80 7D 0254 661 :
 81 80 7D 0257 662 :
 81 80 7D 025A 663 :
 81 80 7D 025D 664 :
 50 0140 CC D0 0260 665 :
 54 AD 80 D0 0265 666 :
 F8 AD 80 D0 0269 667 :
 FDE0 CD 80 7D 026D 668 :
 FDE8 CD 80 D0 0272 669 :
 54 80 D0 0277 670 :
 FDF0 CD 80 D0 027A 671 :
 51 60 CE 027F 672 :
 5E FC AE41 DE 0282 673 :
 52 5E D0 0287 674 :
 51 51 CE 028A 675 :
 82 80 D0 028D 676 :
 62 54 FA 51 D0 0290 677 :
 FDDC CD 54 AD 0293 678 :
 FDD8 CD 04 AE D0 0297 679 :
 50 54 AD 02 18 EF 02A2 680 :
 FD AD 50 90 02AB 681 :
 58 50 AD D0 02AC 682 :
 10 AD 5B D0 02B0 683 :
 FDF0 CD FD 8F 91 02B4 684 :
 50 05 1A 02BA 685 :
 50 AD D6 02BC 686 :
 50 5B D6 02BF 687 :
 50 AD D6 02C1 688 :
 02C4 689 :
 EXTZV #PSL\$V,CURMOD,#PSL\$S_CURMOD,PSL(FP),R0 ; Get current access mode
 RO_MODE(FP) ; save it for probes
 MOVB REG_PC(FP),R11 ; R11 = location of instruction
 MOVL R11-SAVE_PC(FP) ; save it in the return PC
 CMPB #>XF,D,INSTR_OPCODE(FP) ; Is it a 2-byte opcode?
 BGTRU 48 ; no - bypass
 INCL REG_PC(FP) ; increment PC
 INCL R11 ; R11 = location of next byte
 INCL REG_PC(FP) ; increment PC

+ Copy signal arguments to safe place on stack.
 -

18: MOVL SP,R2 ; R2 will step through the list
 MNEGL R1,R1 ; Get positive signal arg count
 MOVL (R0)+,(R2)+ ; Move a longword of the sigargs
 SOBGTR R1,1\\$; Loop until done
 MOVL PSL(FP),(R2) ; Store PSL in list
 MOVL SP,SAVE_SIGARGS(FP) ; Save address of signal arguments
 MOVL 4(\$P),COND_NAME(FP) ; Save condition name

48: INCL REG_PC(FP)

05 54 AD 04 E1 02C4 699 ;+
 00 54 AD 1E E2 02C4 700 : R4 now contains the address of the operand pattern for this instruction.
 55 D4 02C9 701 : Set the TP bit in the PSL if T is on. Then for each operand definition,
 02CE 702 : read the instruction stream to evaluate the operand.
 02D0 703 :-
 05 54 AD 04 E1 02C4 704
 00 54 AD 1E E2 02C9 705 BBC #PSL\$V_TBIT,PSL(FP),5\$: the trace enable bit is clear - skip
 55 D4 02CE 706 BBSS #PSL\$V_TP,PSL(FP),5\$; set the trace enable bit
 02D0 707 5\$: CLR R5 ; R5 keeps track of number of operands
 02D0 708 OPERAND_LOOP:
 56 84 9A 02D0 710 MOVZBL (R4)+,R6 : R6 = operand definition byte
 32 13 02D3 711 BEQL LAST_OPERAND : If so, we're done here
 58 03 00 EF 02D5 712 EXTZV #LIB\$V_DCFACC,#LIBSS_DCFACC,R6,R8 ; Access type into R8
 1E 13 02DA 713 BEQL INVALID_TYPE : Check for invalid type
 06 58 D1 02DC 714 CMPL R8,#LIB\$K_DCFACC_B : Too large?
 19 1A 02DF 715 BGTRU INVALID_TYPE : If so, error
 59 56 05 03 EF 02E1 716 EXTZV #LIB\$V_DCFTYP,#LIBSS_DCFTYP,R6,R9 ; Data type into R9
 12 13 02E6 717 BEQL INVALID_TYPE : Check for invalid type
 09 59 D1 02E8 718 CMPL R9,#LIB\$K_DCFTYP_H : Too large?
 0D 1A 02EB 719 BGTRU INVALID_TYPE : If so, error
 FDF8 CD45 56 9A 02ED 720 MOVZBL R6,OPERAND_TYPES(FP)[R5] : Store operand type code
 0763 30 02F3 721 BSBW GET_SPECIFIER : Get the specifier
 D6 55 10 F2 02F6 722 AOBLS : #16,R5,OPERAND_LOOP : Increment count of operands and loop
 02FA 723 : BRB INVALID_TYPE : Too many operand types
 02FA 724
 02FA 725 :+
 02FA 726 : Come here if an access or data type code is invalid, or if there
 02FA 727 : are too many operands.
 02FA 728 :-
 02FA 729
 00000000'8F 00000000'GF 01 DD 02FA 730 INVALID_TYPE:
 FB 0300 731 PUSHL #LIB\$_INVARG : Signal LIB\$_INVARG
 0307 732 CALLS #1,G^LIB\$STOP
 0307 733
 0307 734 :+
 0307 735 : We now have all of the instruction operands found and their addresses and
 0307 736 : types stored. Move the count of operands to N_OF_OPERANDS and call the
 0307 737 : user action routine.
 0307 738 :-
 0307 739
 02 54 AD 1B E1 0307 740 LAST_OPERAND:
 55 D4 030C 741 BBC #PSL\$V_FPD,PSL(FP),1\$: Skip if not FPD
 55 D0 030E 742 CLRL R5 : No operands if FPD
 B8 AD 9F 0313 743 1\$: MOVL R5,N_OF_OPERANDS(FP)
 FDE8 CD DD 0316 744 PUSHAB ORIG_R0(FP) : Address of original registers
 SD DD 031A 745 PUSHL USER_ACT_ARG(FP) : User action argument
 00000FE8'EF 9F 031C 746 PUSHL FP : "context" for signal routine
 FDDC CD DD 0322 747 PUSHAB USER_SIGNAL : Address of signal routine
 FE38 CD 9F 0326 748 PUSHL SAVE_SIGARGS(FP) : Address of signal arguments list
 FE78 CD 9F 032A 749 PUSHAB WRITE_ADDRS(FP) : Address of writeable operands
 FDF8 CD 9F 032E 750 PUSHAB READ_ADDRS(FP) : Address of readable operands
 FDF4 CD 9F 0332 751 PUSHAB OPERAND_TYPES(FP) : Address of operand types
 14 AD 9F 0336 752 PUSHAB N_OF_OPERANDS(FP) : Address of number of operands
 54 AD 9F 0339 753 PUSHAB REG_R0(FP) : Address of registers
 10 AD 9F 033C 754 PUSHAB PSL(FP) : Address of PSL
 PUSHAB SAVE_PC(FP) : Address of original PC

50	FDF0 CD FDE0 CD 60 0D 03 50 OC86	9F 033F 7D 0343 FB 0348 E8 034B 31 0351	756 757 758 759 760 761	PUSHAB INSTR_OPCODE(FP) MOVQ USER_ACT_ADR(FP),R0 CALLS #13,TRO BLBS R0_NORMAL_EXIT BRW RESIGNAL ;	: Address of opcode : Get address/environment of routine : Call user's action routine : Resume execution if success : Resignal if failure
----	--	---	--	--	---

0351	763		
0351	764		
0351	765		
0351	766		
0351	767		
0351	768		
0351	769		
0351	770		
0351	771		
0351	772		
0351	773		
0351	774		
0351	775		
0351	776		
0351	777		
0351	778		
0351	779		
0351	780		
0351	781		
0351	782		
0351	783		
0351	784		
00000000'8F	50	D1	0351
	03	12	0358
SE	F8	AD	035A
	OCE2	30	035D
	50	08	00
	50	32	0361
	4C	AD	10
	4C	AD	08
	BD	50	0364
	08	AD	C2
	10	AD	0366
	AD	44	7D
	10	97	036A
	50	48	7D
	51	4C	036F
	52	AD	9E
	52	51	0374
	52	02	00
	06	AD	EF
	02	0E	0379
	50	52	0382
	FC	A0	F0
	51	FE	0387
	51	FE	0390
	8F	78	0396
		04	0397
		02	0398
			801
			802
			803
			804

NORMAL_EXIT - Normal End of Instruction Emulation

entered by branching

R0 contains return status from action routine

Discussion

This routine restores control to the user program whenever the processing ends without causing an exception. When we return, all of the registers, PC, and the PSL are set to the emulated values.

The method of leaving consists of pushing the user's PC and PSL onto the user's stack putting the saved AP and FP back in their proper places in the frame and performing the indicated adjustments so that when a RET instruction is executed all of the registers up to FP will be restored and the stack pointer will be positioned to the PC, PSL pair.

NORMAL_EXIT:

10\$:

1\$:

R0, #LIBS_RESTART

10\$

FAULT_RESET

SHORT_LOCAL(FP),SP

MOVL

#8, R0

TEST FRAME

#8, REG SP(FP)

REG PC(FP),@REG_SP(FP)

REG_AP(FP),SAVE_AP(FP)

B^18 SAVE PC(FP)

MOVAB

FRAME END^4(FP), R0

SUBL3

R0, REG SP(FP), R1

#0, #2, R1, R2

EXTZV R2, #MASK_ALIGN, #2, SAVE_MASK(FP) ; store it into the frame

INSV R2, R0 ; compute the parameter area location

ADDL2 R2, R0 ; store the parameter count

ASHL #2, R1, -4(R0) ; return (to next instruction)

RET REI ; Return to the next user instruction

; entrance

; Restart original instruction?

; No, use REG xx registers

; Restore registers

; shorten the frame

; R0 = size of PC, PSL pair

; make sure we have room to push it

; allocate room on the user's stack

; push the PC, PSL pair

; put the user's PC, PSL pair back

; store our return point

; R0 = location of end of frame

; R1 = distance of user SP from it

; R2 = stack alignment

; store it into the frame

; compute the parameter area location

; store the parameter count

; return (to next instruction)

; Return to the next user instruction

	0398	806	
	0398	807	
	0398	808	
	0398	809	
	0398	810	
	0398	811	
	0398	812	
	0398	813	
	0398	814	
	0398	815	
	0398	816	
	0398	817	
	0398	818	
	0398	819	
	0398	820	
	0398	821	
	0398	822	
	0398	823	
	0398	824	
	0398	825	
	0398	826	
	0398	827	
	0398	828	
	0398	829	
	0398	830	
	0398	831	
	0398	832	
	0398	833	
	0398	834	
	0398	835	
	0398	836	
	0398	837	
	0398	838	
	0398	839	TEST_FRAME:
50	4C AD 00 DD	0398	840 PUSHL #0 ; entrance
	50 03 C3	039A	841 SUBL3 R0,REG_SP(FP),R0 ; push a zero
51	50 03 CA	039F	842 BICL2 #3,R0 ; compute pushed information address
	58 AD 9E	03A2	843 MOVAB LOCAL-END(FP),R1 ; align the value
51	50 D1	03A6	844 CMPL R0,R1 ; R1 = end of local storage
	14 1E	03A9	845 BGEQU 2\$; does push extend below the frame ?
53	SE 03 CB	03AB	846 BICL3 #3,SP,R3 ; no - bypass
	53 18 C2	03AF	847 SUBL2 #24,R3 ; R3 = aligned stack pointer
	52 50 D0	03B2	848 MOVL R0,R2 ; adjust for additional pushes
53	52 D1	03B5	849 CMPL R2,R3 ; R2 = address following moved frame
	18 1B	03B8	850 BLEQU 3\$; does it extend into the frame ?
52	53 D0	03BA	851 MOVL R3,R2 ; no - bypass
	13 11	03BD	852 BRB 3\$; yes - use address below the frame
52	0447 CD 9E	03BF	853 2\$: MOVAB FRAME-END+1027(FP),R2 ; bypass
	52 50 D1	03C4	854 CMPL R0,R2 ; R2 = last possible parameter end
	49 1B	03C7	855 BLEQU 5\$; does the push end above it ?
08 AD	44 AD 7D	03C9	856 MOVQ REG_AP(FP),SAVE_AP(FP) ; no - bypass
52	50 03 CB	03CE	857 BICL3 #3,R0,R2 ; change the saved AP and FP
	52 51 C2	03D2	858 3\$: SUBL2 R1,R2 ; R2 = aligned user stack pointer
	52 DD	03D5	859 PUSHL R2 ; R2 = distance of the move
6E42	9F 03D7	860 PUSHAB (SP)[R2] ; push the quantity	
6D42	9F 03DA	861 PUSHAB (FP)[R2] ; push the modified SP	
6C42	9F 03DD	862 PUSHAB (AP)[R2] ; push the modified FP	

TEST_FRAME - Test Frame Location and Move If Necessary

entered by subroutine branching

parameter: R0 = Size of Information to be Pushed

returns with R0 = Distance Frame was Moved

Discussion

This routine determines whether or not the address given by subtracting R0 from the user's stack pointer can be made the location following a parameter list without the location being within the local storage. If this cannot be done then the entire procedure frame is moved so the condition can be satisfied. The distance that the procedure frame was moved is returned in R0. The value is zero if the frame is not moved.

- Note:
1. The switch from one frame location to another is performed by a single indivisible POPR instruction so we are never in an anomalous state.
 2. If the frame is moved to a higher address, then the saved AP and FP are changed to the values of the emulated registers. The reason for this is that the move may overlay a valid frame so it is assumed that the user's AP and FP have been changed by the instruction to information about a new valid frame.

FF AD42	9F 03E0	863	PUSHAB	SAVE_ALIGN(FP)[R2]	: push the new alignment bits location
FE AD42	9F 03E4	864	PUSHAB	SAVE_PARCNT(FP)[R2]	: push the new parameter count address
53 48 AD43	9E 03E8	865	MOVAB	FRAME_END+4(FP)[R2],R3	R3 = new frame end + 4 location
53 50 53	C3 03ED	866	SUBL3	R3 R0-R3	R3 = distance to user's SP
7E 53 FE 8F	78 03F1	867	ASHL	#-2 R3 -(SP)	push the new parameter count
50 51 SE 55	C3 03F6	868	SUBL3	SP,R1,R0	R0 = number of bytes to move
51 55 03	D0 03FA	869	MOVL	SP,R1	R1 = location of bytes to move
6142 5E 52 CO	D5 03FD	870	TSTL	R2	will we extend the stack ?
61 50 28	18 03FF	871	BGEQ	4S	no - skip
9E 8E F6	0401	872	ADDL2	R2,SP	yes - extend the stack pointer
7000 8F 94	0404	873	MOVC3	R0,(R1),(R1)[R2]	move the frame
01 BA 040C	0409	874	CVTLB	(SP)+, @ (SP)+	store the new parameter count
05 BA 0412	0412	875	CLRB	@(SP)+	clear the new alignment bits
0414 878	0414	876	POPR	#^M<AP,FP,SP>	switch to the new frame
0415 879	0415	877	POPR	#^M<R0>	R0 = distance frame was moved
		5S:	RSB	:	return

	0415	881
	0415	882
	0415	883
	0415	884
	0415	885
	0415	886
	0415	887
	0415	888
	0415	889
	0415	890
	0415	891
	0415	892
	0415	893
	0415	894
	0415	895
	0415	896
	0415	897
	0415	898
	0415	899
	0415	900
	50	04 AC 0000
	50	04 A1 19 12
	51	FF A0 90
	7E	FE AD 9A
06 A0	02	OE 51 F0
	50	51 C0
	44	A0 8E D0
	50	0918 8F 3C
		04 0440 912
		04 0445 913
		04 0446 914

COND_HANDLER:

.WORD	0	: entrance
MOVQ	4(AP),R0	: entry mask
CMPCOND	SSS_UNWIND,4(R0)	: R0,R1 = condition array locations
BNEQ	1S	: is this an unwind ?
MOVL	4(R1),R0	: no - bypass
MOVB	SAVE_ALIGN(R0),R1	: R0 = frame location
MOVZBL	SAVE_PARCNT(FP),-(SP)	: R1 = safe copy of alignment bits
INSV	R1,#MASK_ALIGN,#2,SAVE_MASK(R0)	: push the argument count
ADDL2	R1,R0	: store align bits in frame
MOVL	(SP)+,FRAME_END(R0)	: add to the frame location
MOVZWL	#SSS_RESIGNAL,R0	: store the argument count
RET		: resignal the condition
	:	: return

COND_HANDLER - Internal Condition Handler

parameters: P1 = Signal Array Location
P2 = Mechanism Array Location

returns with R0 = Condition Response

Discussion

This routine is the internal condition handler for LIB\$DECODE_FAULT. Since we don't make constructive use of exceptions in its main procedure, this routine requests ressignaling of all conditions it intercepts.

If the condition is SSS_UNWIND which indicates that an unwind is about to take place, then it restores the argument count longword in the parameter list for the procedure so the unwind will work properly.

0446 916 :+
 0446 917 : Instruction operand pattern tables. There are two tables, one for
 0446 918 : 1-byte opcodes and the other for 2-byte opcodes. Each entry has the
 0446 919 : offset from the beginning of the table to the pattern which describes
 0446 920 : that instruction. If the offset is zero, no such instruction exists.
 0446 921 :-
 0446 922

		TAB_1BYTE:				
0400'	0446	.WORD	PATRN_HALT-TAB_1BYTE	: 00	HALT	
0400'	0448	.WORD	PATRN_NOP-TAB_1BYTE	: 01	NOP	
0400'	044A	.WORD	PATRN_REI-TAB_1BYTE	: 02	REI	
0400'	044C	.WORD	PATRN_BPT-TAB_1BYTE	: 03	BPT	
0400'	044E	.WORD	PATRN_RET-TAB_1BYTE	: 04	RET	
0400'	0450	.WORD	PATRN_RSB-TAB_1BYTE	: 05	RSB	
0400'	0452	.WORD	PATRN_LDPCTX-TAB_1BYTE	: 06	LDPCTX	
0400'	0454	.WORD	PATRN_SVPCTX-TAB_1BYTE	: 07	SVPCTX	
0401'	0456	.WORD	PATRN_CVTPS-TAB_1BYTE	: 08	CVTPS	
0401'	0458	.WORD	PATRN_CVTSP-TAB_1BYTE	: 09	CVTSP	
0406'	045A	.WORD	PATRN_INDEX-TAB_1BYTE	: 0A	INDEX	
0400'	045C	.WORD	PATRN_CRC-TAB_1BYTE	: 0B	CRC	
0412'	045E	.WORD	PATRN_PROBER-TAB_1BYTE	: 0C	PROBER	
0412'	0460	.WORD	PATRN_PROBEW-TAB_1BYTE	: 0D	PROBEW	
0416'	0462	.WORD	PATRN_INSQUE-TAB_1BYTE	: 0E	INSQUE	
0419'	0464	.WORD	PATRN_REMQUE-TAB_1BYTE	: 0F	REMQUE	
041C'	0466	.WORD	PATRN_BSBB-TAB_1BYTE	: 10	BSBB	
041C'	0468	.WORD	PATRN_BRB-TAB_1BYTE	: 11	BRB	
041C'	046A	.WORD	PATRN_BNEQ-TAB_1BYTE	: 12	BNEQ,BNEQU	
041C'	046C	.WORD	PATRN_BEQL-TAB_1BYTE	: 13	BEQL,BEQLU	
041C'	046E	.WORD	PATRN_BGTR-TAB_1BYTE	: 14	BGTR	
041C'	0470	.WORD	PATRN_BLEQ-TAB_1BYTE	: 15	BLEQ	
041E'	0472	.WORD	PATRN_JSB-TAB_1BYTE	: 16	JSB	
041E'	0474	.WORD	PATRN JMP-TAB_1BYTE	: 17	JMP	
041C'	0476	.WORD	PATRN_BGEQ-TAB_1BYTE	: 18	BGEQ	
041C'	0478	.WORD	PATRN_BLSS-TAB_1BYTE	: 19	BLSS	
041C'	047A	.WORD	PATRN_BGTRU-TAB_1BYTE	: 1A	BGTRU	
041C'	047C	.WORD	PATRN_BLEQU-TAB_1BYTE	: 1B	BLEQU	
041C'	047E	.WORD	PATRN_BVC-TAB_1BYTE	: 1C	BVC	
041C'	0480	.WORD	PATRN_BVS-TAB_1BYTE	: 1D	BVS	
041C'	0482	.WORD	PATRN_BGEQU-TAB_1BYTE	: 1E	BGEQU,BCC	
041C'	0484	.WORD	PATRN_BLSSU-TAB_1BYTE	: 1F	BLSSU,BCS	
0420'	0486	.WORD	PATRN_ADDP4-TAB_1BYTE	: 20	ADDP4	
0425'	0488	.WORD	PATRN_ADDP6-TAB_1BYTE	: 21	ADDP6	
0420'	048A	.WORD	PATRN_SUBP4-TAB_1BYTE	: 22	SUBP4	
0425'	048C	.WORD	PATRN_SUBP6-TAB_1BYTE	: 23	SUBP6	
042C'	048E	.WORD	PATRN_CVTPT-TAB_1BYTE	: 24	CVTPT	
0425'	0490	.WORD	PATRN_MULP-TAB_1BYTE	: 25	MULP	
042C'	0492	.WORD	PATRN_CVTTP-TAB_1BYTE	: 26	CVTTP	
0425'	0494	.WORD	PATRN_DIVP-TAB_1BYTE	: 27	DIVP	
0432'	0496	.WORD	PATRN_MOVC3-TAB_1BYTE	: 28	MOVC3	
0432'	0498	.WORD	PATRN_CMPC3-TAB_1BYTE	: 29	CMPC3	
0436'	049A	.WORD	PATRN_SCANC-TAB_1BYTE	: 2A	SCANC	
0436'	049C	.WORD	PATRN_SPANC-TAB_1BYTE	: 2B	SPANC	
0438'	049E	.WORD	PATRN_MOVC5-TAB_1BYTE	: 2C	MOVC5	
0438'	04A0	.WORD	PATRN_CMPC5-TAB_1BYTE	: 2D	CMPC5	
0441'	04A2	.WORD	PATRN_MOVTC-TAB_1BYTE	: 2E	MOVTC	
0441'	04A4	.WORD	PATRN_MOVTUC-TAB_1BYTE	: 2F	MOVTUC	
0448'	04A6	.WORD	PATRN_BSBW-TAB_1BYTE	: 30	BSBW	

0448'	04A8	973	.WORD	PATRN_BRW-TAB_1BYTE	: 31	BRW
044A'	04AA	974	.WORD	PATRN_CVTWL-TAB_1BYTE	: 32	CVTLW
044D'	04AC	975	.WORD	PATRN_CVTWB-TAB_1BYTE	: 33	CVTWB
0450'	04AE	976	.WORD	PATRN_MOVP-TAB_TBYTE	: 34	MOVP
0450'	04B0	977	.WORD	PATRN_CMPP3-TAB_1BYTE	: 35	CMPP3
0454'	04B2	978	.WORD	PATRN_CVTPL-TAB_1BYTE	: 36	CVTPL
0420'	04B4	979	.WORD	PATRN_CMPP4-TAB_1BYTE	: 37	CMPP4
0458'	04B6	980	.WORD	PATRN_EDITPC-TAB_1BYTE	: 38	EDITPC
0420'	04B8	981	.WORD	PATRN_MATCHC-TAB_1BYTE	: 39	MATCHC
045D'	04BA	982	.WORD	PATRN_LOCC-TAB_1BYTE	: 3A	LOCC
045D'	04BC	983	.WORD	PATRN_SKPC-TAB_1BYTE	: 3B	SKPC
044A'	04BE	984	.WORD	PATRN_MOVZWL-TAB_1BYTE	: 3C	MOVZWL
0461'	04C0	985	.WORD	PATRN_ACBW-TAB_1BYTE	: 3D	ACBW
0466'	04C2	986	.WORD	PATRN_MOVAW-TAB_1BYTE	: 3E	MOVAW
0469'	04C4	987	.WORD	PATRN_PUSHAW-TAB_1BYTE	: 3F	PUSHAW
046B'	04C6	988	.WORD	PATRN_ADDF2-TAB_TBYTE	: 40	ADDF2
046E'	04C8	989	.WORD	PATRN_ADDF3-TAB_1BYTE	: 41	ADDF3
046B'	04CA	990	.WORD	PATRN_SUBF2-TAB_1BYTE	: 42	SUBF2
046E'	04CC	991	.WORD	PATRN_SUBF3-TAB_1BYTE	: 43	SUBF3
046B'	04CE	992	.WORD	PATRN_MULF2-TAB_1BYTE	: 44	MULF2
046E'	04D0	993	.WORD	PATRN_MULF3-TAB_1BYTE	: 45	MULF3
046B'	04D2	994	.WORD	PATRN_DIVF2-TAB_1BYTE	: 46	DIVF2
046E'	04D4	995	.WORD	PATRN_DIVF3-TAB_1BYTE	: 47	DIVF3
0472'	04D6	996	.WORD	PATRN_CVTFB-TAB_1BYTE	: 48	CVTFB
0475'	04D8	997	.WORD	PATRN_CVTFW-TAB_1BYTE	: 49	CVTFW
0478'	04DA	998	.WORD	PATRN_CVTFL-TAB_1BYTE	: 4A	CVTFL
0478'	04DC	999	.WORD	PATRN_CVTRFL-TAB_1BYTE	: 4B	CVTRFL
047B'	04DE	1000	.WORD	PATRN_CVTBF-TAB_TBYTE	: 4C	CVTBF
047E'	04E0	1001	.WORD	PATRN_CVTWF-TAB_1BYTE	: 4D	CVTWF
0481'	04E2	1002	.WORD	PATRN_CVTLF-TAB_1BYTE	: 4E	CVTLF
0484'	04E4	1003	.WORD	PATRN_ACBF-TAB_TBYTE	: 4F	ACBF
0489'	04E6	1004	.WORD	PATRN_MOVF-TAB_1BYTE	: 50	MOVF
048C'	04E8	1005	.WORD	PATRN_CMPF-TAB_1BYTE	: 51	CMPF
0489'	04EA	1006	.WORD	PATRN_MNEGFTAB_1BYTE	: 52	MNEGFTAB
048F'	04EC	1007	.WORD	PATRN_TSTF-TAB_TBYTE	: 53	TSTF
0491'	04EE	1008	.WORD	PATRN_EMODF-TAB_1BYTE	: 54	EMODF
0497'	04FO	1009	.WORD	PATRN_POLYF-TAB_1BYTE	: 55	POLYF
0498'	04F2	1010	.WORD	PATRN_CVTFD-TAB_1BYTE	: 56	CVTFD
0000	04F4	1011	.WORD	0	: 57	
049E'	04F6	1012	.WORD	PATRN_ADAWI-TAB_1BYTE	: 58	ADAWI
0000	04F8	1013	.WORD	0	: 59	
0000	04FA	1014	.WORD	0	: 5A	
0000	04FC	1015	.WORD	0	: 5B	
04A1'	04FE	1016	.WORD	PATRN_INSQHI-TAB_1BYTE	: 5C	INSQHI
04A1'	0500	1017	.WORD	PATRN_INSQTI-TAB_1BYTE	: 5D	INSQTI
04A4'	0502	1018	.WORD	PATRN_REMQHI-TAB_1BYTE	: 5E	REMQHI
04A4'	0504	1019	.WORD	PATRN_REMQTI-TAB_1BYTE	: 5F	REMQTI
04A7'	0506	1020	.WORD	PATRN_ADDD2-TAB_TBYTE	: 60	ADD2
04AA'	0508	1021	.WORD	PATRN_ADDD3-TAB_1BYTE	: 61	ADD3
04A7'	050A	1022	.WORD	PATRN_SUBD2-TAB_1BYTE	: 62	SUBD2
04AA'	050C	1023	.WORD	PATRN_SUBD3-TAB_1BYTE	: 63	SUBD3
04A7'	050E	1024	.WORD	PATRN_MULD2-TAB_1BYTE	: 64	MULD2
04AA'	0510	1025	.WORD	PATRN_MULD3-TAB_1BYTE	: 65	MULD3
04A7'	0512	1026	.WORD	PATRN_DIVD2-TAB_1BYTE	: 66	DIVD2
04AA'	0514	1027	.WORD	PATRN_DIVD3-TAB_1BYTE	: 67	DIVD3
04AE'	0516	1028	.WORD	PATRN_CVTDB-TAB_1BYTE	: 68	CVTDB
04B1'	0518	1029	.WORD	PATRN_CVTDW-TAB_1BYTE	: 69	CVTDW

04B4'	051A	1030	.WORD	PATRN_CVTDL-TAB_1BYTE	: 6A	CVTDL
04B4'	051C	1031	.WORD	PATRN_CVTRDL-TAB_1BYTE	: 6B	CVTRDL
04B7'	051F	1032	.WORD	PATRN_CVTBD-TAB_1BYTE	: 6C	CVTBD
04BA'	0520	1033	.WORD	PATRN_CVTWD-TAB_1BYTE	: 6D	CVTWD
04BD'	0522	1034	.WORD	PATRN_CVTLD-TAB_1BYTE	: 6E	CVTLD
04C0'	0524	1035	.WORD	PATRN_ACBD-TAB_1BYTE	: 6F	ACBD
04C5'	0526	1036	.WORD	PATRN_MOVD-TAB_1BYTE	: 70	MOVD
04C8'	0528	1037	.WORD	PATRN_CMPD-TAB_1BYTE	: 71	CMPD
04C5'	052A	1038	.WORD	PATRN_MNEGD-TAB_1BYTE	: 72	MNEGD
04CB'	052C	1039	.WORD	PATRN_TSTD-TAB_1BYTE	: 73	TSTD
04CD'	052E	1040	.WORD	PATRN_EMODD-TAB_1BYTE	: 74	EMODD
04D3'	0530	1041	.WORD	PATRN_POLYD-TAB_1BYTE	: 75	POLYD
04D7'	0532	1042	.WORD	PATRN_CVTDF-TAB_1BYTE	: 76	CVTDF
0000	0534	1043	.WORD	0	: 77	
04DA'	0536	1044	.WORD	PATRN_ASHL-TAB_1BYTE	: 78	ASHL
04DE'	0538	1045	.WORD	PATRN_ASHQ-TAB_1BYTE	: 79	ASHQ
04E2'	053A	1046	.WORD	PATRN_EMUL-TAB_1BYTE	: 7A	EMUL
04E7'	053C	1047	.WORD	PATRN_EDIV-TAB_1BYTE	: 7B	EDIV
04EC'	053E	1048	.WORD	PATRN_CLRQ-TAB_1BYTE	: 7C	CLRQ,CLRD,CLRG
04EE'	0540	1049	.WORD	PATRN_MOVQ-TAB_1BYTE	: 7D	MOVQ
04F1'	0542	1050	.WORD	PATRN_MOVAQ-TAB_1BYTE	: 7E	MOVAQ,MOVAD,MOVAG
04F4'	0544	1051	.WORD	PATRN_PUSHAQ-TAB_1BYTE	: 7F	PUSHAQ,PUSHAD,PUSHAG
04F6'	0546	1052	.WORD	PATRN_ADDB2-TAB_1BYTE	: 80	ADDDB2
04F9'	0548	1053	.WORD	PATRN_ADDB3-TAB_1BYTE	: 81	ADDDB3
04F6'	054A	1054	.WORD	PATRN_SUBB2-TAB_1BYTE	: 82	SUBB2
04F9'	054C	1055	.WORD	PATRN_SUBB3-TAB_1BYTE	: 83	SUBB3
04F6'	054E	1056	.WORD	PATRN_MULB2-TAB_1BYTE	: 84	MULB2
04F9'	0550	1057	.WORD	PATRN_MULB3-TAB_1BYTE	: 85	MULB3
04F6'	0552	1058	.WORD	PATRN_DIVB2-TAB_1BYTE	: 86	DIVB2
04F9'	0554	1059	.WORD	PATRN_DIVB3-TAB_1BYTE	: 87	DIVB3
04F6'	0556	1060	.WORD	PATRN_BISB2-TAB_1BYTE	: 88	BISB2
04F9'	0558	1061	.WORD	PATRN_BISB3-TAB_1BYTE	: 89	BISB3
04F6'	055A	1062	.WORD	PATRN_BICB2-TAB_1BYTE	: 8A	BICB2
04F9'	055C	1063	.WORD	PATRN_BICB3-TAB_1BYTE	: 8B	BICB3
04F6'	055E	1064	.WORD	PATRN_XORB2-TAB_1BYTE	: 8C	XORB2
04F9'	0560	1065	.WORD	PATRN_XORB3-TAB_1BYTE	: 8D	XORB3
04FD'	0562	1066	.WORD	PATRN_MNEG-B-TAB_1BYTE	: 8E	MNEG-B
0500'	0564	1067	.WORD	PATRN_CASEB-TAB_1BYTE	: 8F	CASEB
04FD'	0566	1068	.WORD	PATRN_MOVB-TAB_1BYTE	: 90	MOVB
0504'	0568	1069	.WORD	PATRN_CMPB-TAB_1BYTE	: 91	CMPB
04FD'	056A	1070	.WORD	PATRN_MCOMB-TAB_1BYTE	: 92	MCOMB
0504'	056C	1071	.WORD	PATRN_BITB-TAB_1BYTE	: 93	BITB
0507'	056E	1072	.WORD	PATRN_CLRB-TAB_1BYTE	: 94	CLRB
0509'	0570	1073	.WORD	PATRN_TSTB-TAB_1BYTE	: 95	TSTB
0508'	0572	1074	.WORD	PATRN_INCB-TAB_1BYTE	: 96	INCB
0508'	0574	1075	.WORD	PATRN_DEC-B-TAB_1BYTE	: 97	DEC-B
050D'	0576	1076	.WORD	PATRN_CVTBL-TAB_1BYTE	: 98	CVTBL
0510'	0578	1077	.WORD	PATRN_CVTBW-TAB_1BYTE	: 99	CVTBW
050D'	057A	1078	.WORD	PATRN_MOVZBL-TAB_1BYTE	: 9A	MOVZBL
0510'	057C	1079	.WORD	PATRN_MOVZBW-TAB_1BYTE	: 9B	MOVZBW
0513'	057E	1080	.WORD	PATRN_ROT-B-TAB_1BYTE	: 9C	ROT-B
0517'	0580	1081	.WORD	PATRN_ACBB-TAB_1BYTE	: 9D	ACBB
051C'	0582	1082	.WORD	PATRN_MOVAB-TAB_1BYTE	: 9E	MOVAB
041E'	0584	1083	.WORD	PATRN_PUSHAB-TAB_1BYTE	: 9F	PUSHAB
049E'	0586	1084	.WORD	PATRN_ADDW2-TAB_1BYTE	: A0	ADDW2
051F'	0588	1085	.WORD	PATRN_ADDW3-TAB_1BYTE	: A1	ADDW3
049E'	058A	1086	.WORD	PATRN_SUBW2-TAB_1BYTE	: A2	SUBW2

051F· 058C 1087	.WORD	PATRN_SUBW3-TAB_1BYTE	: A3	SUBW3
049E· 058E 1088	.WORD	PATRN_MULW2-TAB_1BYTE	: A4	MULW2
051F· 0590 1089	.WORD	PATRN_MULW3-TAB_1BYTE	: A5	MULW3
049E· 0592 1090	.WORD	PATRN_DIVW2-TAB_1BYTE	: A6	DIVW2
051F· 0594 1091	.WORD	PATRN_DIVW3-TAB_1BYTE	: A7	DIVW3
049E· 0596 1092	.WORD	PATRN_BISW2-TAB_1BYTE	: A8	BISW2
051F· 0598 1093	.WORD	PATRN_BISW3-TAB_1BYTE	: A9	BISW3
049E· 059A 1094	.WORD	PATRN_BICW2-TAB_1BYTE	: AA	BICW2
051F· 059C 1095	.WORD	PATRN_BICW3-TAB_1BYTE	: AB	BICW3
049E· 059E 1096	.WORD	PATRN_XORW2-TAB_1BYTE	: AC	XORW2
051F· 05A0 1097	.WORD	PATRN_XORW3-TAB_1BYTE	: AD	XORW3
0523· 05A2 1098	.WORD	PATRN_MNEGU-TAB_1BYTE	: AE	MNEGU
0526· 05A4 1099	.WORD	PATRN_CASEW-TAB_1BYTE	: AF	CASEW
0523· 05A6 1100	.WORD	PATRN_MOVW-TAB_1BYTE	: B0	MOVW
052A· 05A8 1101	.WORD	PATRN_CMPW-TAB_1BYTE	: B1	CMPW
0523· 05AA 1102	.WORD	PATRN_MCOMW-TAB_1BYTE	: B2	MCOMW
052A· 05AC 1103	.WORD	PATRN_BITW-TAB_1BYTE	: B3	BITW
052D· 05AE 1104	.WORD	PATRN_CLRW-TAB_1BYTE	: B4	CLRW
052F· 05B0 1105	.WORD	PATRN_TSTW-TAB_1BYTE	: B5	TSTW
0531· 05B2 1106	.WORD	PATRN_INCW-TAB_1BYTE	: B6	INCW
0531· 05B4 1107	.WORD	PATRN_DECW-TAB_1BYTE	: B7	DECW
052F· 05B6 1108	.WORD	PATRN_BISPSW-TAB_1BYTE	: B8	BISPSW
052F· 05B8 1109	.WORD	PATRN_BICPSW-TAB_1BYTE	: B9	BICPSW
052F· 05BA 1110	.WORD	PATRN_POPR-TAB_1BYTE	: BA	POPR
052F· 05BC 1111	.WORD	PATRN_PUSHR-TAB_1BYTE	: BB	PUSHR
052F· 05BE 1112	.WORD	PATRN_CHMK-TAB_1BYTE	: BC	CHMK
052F· 05C0 1113	.WORD	PATRN_CHME-TAB_1BYTE	: BD	CHME
052F· 05C2 1114	.WORD	PATRN_CHMS-TAB_1BYTE	: BE	CHMS
052F· 05C4 1115	.WORD	PATRN_CHMU-TAB_1BYTE	: BF	CHMU
0533· 05C6 1116	.WORD	PATRN_ADDL2-TAB_1BYTE	: C0	ADDL2
0536· 05C8 1117	.WORD	PATRN_ADDL3-TAB_1BYTE	: C1	ADDL3
0533· 05CA 1118	.WORD	PATRN_SUBL2-TAB_1BYTE	: C2	SUBL2
0536· 05CC 1119	.WORD	PATRN_SUBL3-TAB_1BYTE	: C3	SUBL3
0533· 05CE 1120	.WORD	PATRN_MULL2-TAB_1BYTE	: C4	MULL2
0536· 05D0 1121	.WORD	PATRN_MULL3-TAB_1BYTE	: C5	MULL3
0533· 05D2 1122	.WORD	PATRN_DIVL2-TAB_1BYTE	: C6	DIVL2
0536· 05D4 1123	.WORD	PATRN_DIVL3-TAB_1BYTE	: C7	DIVL3
0533· 05D6 1124	.WORD	PATRN_BISL2-TAB_1BYTE	: C8	BISL2
0536· 05D8 1125	.WORD	PATRN_BISL3-TAB_1BYTE	: C9	BISL3
0533· 05DA 1126	.WORD	PATRN_BICL2-TAB_1BYTE	: CA	BICL2
0536· 05DC 1127	.WORD	PATRN_BICL3-TAB_1BYTE	: CB	BICL3
0533· 05DE 1128	.WORD	PATRN_XORL2-TAB_1BYTE	: CC	XORL2
0536· 05E0 1129	.WORD	PATRN_XORL3-TAB_1BYTE	: CD	XORL3
053A· 05E2 1130	.WORD	PATRN_MNEGL-TAB_1BYTE	: CE	MNEGL
053D· 05E4 1131	.WORD	PATRN_CASEL-TAB_1BYTE	: CF	CASEL
053A· 05E6 1132	.WORD	PATRN_MOVL-TAB_1BYTE	: D0	MOVL
0541· 05E8 1133	.WORD	PATRN_CMPL-TAB_1BYTE	: D1	CMPL
053A· 05EA 1134	.WORD	PATRN_MCOML-TAB_1BYTE	: D2	MCOML
0541· 05EC 1135	.WORD	PATRN_BITL-TAB_1BYTE	: D3	BITL
0544· 05EE 1136	.WORD	PATRN_CLRL-TAB_1BYTE	: D4	CLRL,CLRF
0546· 05F0 1137	.WORD	PATRN_TSTL-TAB_1BYTE	: D5	TSTL
0548· 05F2 1138	.WORD	PATRN_INCL-TAB_1BYTE	: D6	INCL
0548· 05F4 1139	.WORD	PATRN_DECL-TAB_1BYTE	: D7	DECL
0533· 05F6 1140	.WORD	PATRN_ADWC-TAB_1BYTE	: D8	ADWC
0533· 05F8 1141	.WORD	PATRN_SBWC-TAB_1BYTE	: D9	SBWC
0541· 05FA 1142	.WORD	PATRN_MTPR-TAB_1BYTE	: DA	MTPR
053A· 05FC 1143	.WORD	PATRN_MFPR-TAB_1BYTE	: DB	MFPR

0544'	05FE	1144	.WORD	PATRN_MOVPSL-TAB_1BYTE	:	DC	MOVPSL
0546'	0600	1145	.WORD	PATRN_PUSHL-TAB_1BYTE	:	DD	PUSHL
054A'	0602	1146	.WORD	PATRN_MOVAL-TAB_1BYTE	:	DE	MOVAL,MOVAF
054D'	0604	1147	.WORD	PATRN_PUSHAL-TAB_1BYTE	:	DF	PUSHAL,PUSHAF
054F'	0606	1148	.WORD	PATRN_BBS-TAB_1BYTE	:	E0	BBS
054F'	0608	1149	.WORD	PATRNBBC-TAB_1BYTE	:	E1	BBC
054F'	060A	1150	.WORD	PATRN_BBSS-TAB_1BYTE	:	E2	BBSS
054F'	060C	1151	.WORD	PATRNBBCS-TAB_1BYTE	:	E3	BBCS
054F'	060E	1152	.WORD	PATRN_BBSC-TAB_1BYTE	:	E4	BBSC
054F'	0610	1153	.WORD	PATRN_BBCC-TAB_1BYTE	:	E5	BBCC
054F'	0612	1154	.WORD	PATRN_BBSSI-TAB_1BYTE	:	E6	BBSSI
054F'	0614	1155	.WORD	PATRN_BBCCI-TAB_1BYTE	:	E7	BBCCI
0553'	0616	1156	.WORD	PATRN_BLBS-TAB_1BYTE	:	E8	BLBS
0553'	0618	1157	.WORD	PATRN_BLBC-TAB_1BYTE	:	E9	BLBC
0556'	061A	1158	.WORD	PATRN_FFS-TAB_1BYTE	:	EA	FFS
0556'	061C	1159	.WORD	PATRN_FFC-TAB_1BYTE	:	EB	FFC
0558'	061E	1160	.WORD	PATRN_CMPV-TAB_1BYTE	:	EC	CMPV
0558'	0620	1161	.WORD	PATRN_CMPZV-TAB_1BYTE	:	ED	CMPZV
0556'	0622	1162	.WORD	PATRN_EXTV-TAB_1BYTE	:	EE	EXTV
0556'	0624	1163	.WORD	PATRN_EXTZV-TAB_1BYTE	:	EF	EXTZV
0560'	0626	1164	.WORD	PATRN_INSV-TAB_1BYTE	:	F0	INSV
0565'	0628	1165	.WORD	PATRN_ACBL-TAB_1BYTE	:	F1	ACBL
056A'	062A	1166	.WORD	PATRN_AOBLSS-TAB_1BYTE	:	F2	AOBLSS
056A'	062C	1167	.WORD	PATRN_AOBLEQ-TAB_1BYTE	:	F3	AOBLEQ
056E'	062E	1168	.WORD	PATRN_SOBGEO-TAB_1BYTE	:	F4	SOBGEO
056E'	0630	1169	.WORD	PATRN_SOBGTR-TAB_1BYTE	:	F5	SOBGTR
0571'	0632	1170	.WORD	PATRN_CVTLB-TAB_1BYTE	:	F6	CVTLB
0574'	0634	1171	.WORD	PATRN_CVTLW-TAB_1BYTE	:	F7	CVTLW
0577'	0636	1172	.WORD	PATRN_ASHP-TAB_1BYTE	:	F8	ASHP
057E'	0638	1173	.WORD	PATRN_CVTLP-TAB_1BYTE	:	F9	CVTLP
0585'	063A	1174	.WORD	PATRN_CALLG-TAB_1BYTE	:	FA	CALLG
0582'	063C	1175	.WORD	PATRN_CALLS-TAB_1BYTE	:	FB	CALLS
0400'	063E	1176	.WORD	PATRN_XFC-TAB_1BYTE	:	FC	XFC
0000	0640	1177	.WORD	0	:	FD	(2-byte opcode)
0000	0642	1178	.WORD	0	:	FE	(2-byte opcode)
0000	0644	1179	.WORD	0	:	FF	(2-byte opcode)
0646	1180						
0646	1181	TAB_2BYTE:					
0000	0646	1182	.WORD	0	:	00FD	
0000	0648	1183	.WORD	0	:	01FD	
0000	064A	1184	.WORD	0	:	02FD	
0000	064C	1185	.WORD	0	:	03FD	
0000	064E	1186	.WORD	0	:	04FD	
0000	0650	1187	.WORD	0	:	05FD	
0000	0652	1188	.WORD	0	:	06FD	
0000	0654	1189	.WORD	0	:	07FD	
0000	0656	1190	.WORD	0	:	08FD	
0000	0658	1191	.WORD	0	:	09FD	
0000	065A	1192	.WORD	0	:	0AFD	
0000	065C	1193	.WORD	0	:	0BFD	
0000	065E	1194	.WORD	0	:	0CFD	
0000	0660	1195	.WORD	0	:	0DFD	
0000	0662	1196	.WORD	0	:	0EFD	
0000	0664	1197	.WORD	0	:	0FFD	
0000	0666	1198	.WORD	0	:	10FD	
0000	0668	1199	.WORD	0	:	11FD	
0000	066A	1200	.WORD	0	:	12FD	

0000	066C	1201	.WORD	0	: 13FD
0000	066E	1202	.WORD	0	: 14FD
0000	0670	1203	.WORD	0	: 15FD
0000	0672	1204	.WORD	0	: 16FD
0000	0674	1205	.WORD	0	: 17FD
0000	0676	1206	.WORD	0	: 18FD
0000	0678	1207	.WORD	0	: 19FD
0000	067A	1208	.WORD	0	: 1AFD
0000	067C	1209	.WORD	0	: 1BFD
0000	067E	1210	.WORD	0	: 1CFD
0000	0680	1211	.WORD	0	: 1DFD
0000	0682	1212	.WORD	0	: 1EFD
0000	0684	1213	.WORD	0	: 1FFD
0000	0686	1214	.WORD	0	: 20FD
0000	0688	1215	.WORD	0	: 21FD
0000	068A	1216	.WORD	0	: 22FD
0000	068C	1217	.WORD	0	: 23FD
0000	068E	1218	.WORD	0	: 24FD
0000	0690	1219	.WORD	0	: 25FD
0000	0692	1220	.WORD	0	: 26FD
0000	0694	1221	.WORD	0	: 27FD
0000	0696	1222	.WORD	0	: 28FD
0000	0698	1223	.WORD	0	: 29FD
0000	069A	1224	.WORD	0	: 2AFD
0000	069C	1225	.WORD	0	: 2BFD
0000	069E	1226	.WORD	0	: 2CFD
0000	06A0	1227	.WORD	0	: 2DFD
0000	06A2	1228	.WORD	0	: 2EFD
0000	06A4	1229	.WORD	0	: 2FFD
0000	06A6	1230	.WORD	0	: 30FD
0000	06A8	1231	.WORD	0	: 31FD
0388-	06AA	1232	.WORD	PATRN_CVTDH-TAB_2BYTE	: 32FD CVTDH
0388-	06AC	1233	.WORD	PATRN_CVTGF-TAB_2BYTE	: 33FD CVTGF
0000	06AE	1234	.WORD	0	: 34FD
0000	06B0	1235	.WORD	0	: 35FD
0000	06B2	1236	.WORD	0	: 36FD
0000	06B4	1237	.WORD	0	: 37FD
0000	06B6	1238	.WORD	0	: 38FD
0000	06B8	1239	.WORD	0	: 39FD
0000	06BA	1240	.WORD	0	: 3AFD
0000	06BC	1241	.WORD	0	: 3BFD
0000	06BE	1242	.WORD	0	: 3CFD
0000	06C0	1243	.WORD	0	: 3DFD
0000	06C2	1244	.WORD	0	: 3EFD
0000	06C4	1245	.WORD	0	: 3FFD
038E-	06C6	1246	.WORD	PATRN_ADDG2-TAB_2BYTE	: 40FD ADDG2
0391-	06C8	1247	.WORD	PATRN_ADDG3-TAB_2BYTE	: 41FD ADDG3
038E-	06CA	1248	.WORD	PATRN_SUBG2-TAB_2BYTE	: 42FD SUBG2
0391-	06CC	1249	.WORD	PATRN_SUBG3-TAB_2BYTE	: 43FD SUBG3
038E-	06CE	1250	.WORD	PATRN_MULG2-TAB_2BYTE	: 44FD MULG2
0391-	06D0	1251	.WORD	PATRN_MULG3-TAB_2BYTE	: 45FD MULG3
038E-	06D2	1252	.WORD	PATRN_DIVG2-TAB_2BYTE	: 46FD DIVG2
0391-	06D4	1253	.WORD	PATRN_DIVG3-TAB_2BYTE	: 47FD DIVG3
0395-	06D6	1254	.WORD	PATRN_CVTGB-TAB_2BYTE	: 48FD CVTGB
0398-	06D8	1255	.WORD	PATRN_CVTGW-TAB_2BYTE	: 49FD CVTGW
0398-	06DA	1256	.WORD	PATRN_CVTGL-TAB_2BYTE	: 4AFD CVTGL
0398-	06DC	1257	.WORD	PATRN_CVTRGL-TAB_2BYTE	: 4BFD CVTRGL

039E	06DE	1258	.WORD	PATRN_CVTBG-TAB_2BYTE	: 4CFD	CVTBG
03A1	06E0	1259	.WORD	PATRN_CVTWG-TAB_2BYTE	: 4DFD	CVTWG
03A4	06E2	1260	.WORD	PATRN_CVTLG-TAB_2BYTE	: 4EF0	CVTLG
03A7	06E4	1261	.WORD	PATRN_ACBG-TAB_2BYTE	: 4FFD	ACBG
03AC	06E6	1262	.WORD	PATRN_MOVG-TAB_2BYTE	: 50FD	MOVG
03AF	06E8	1263	.WORD	PATRN_CMPG-TAB_2BYTE	: 51FD	CMPG
03AC	06EA	1264	.WORD	PATRN_MNEGG-TAB_2BYTE	: 52FD	MNEGG
03B2	06EC	1265	.WORD	PATRN_TSTG-TAB_2BYTE	: 53FD	TSTG
03B4	06EE	1266	.WORD	PATRN_EMODG-TAB_2BYTE	: 54FD	EMODG
03BA	06F0	1267	.WORD	PATRN_POLYG-TAB_2BYTE	: 55FD	POLYG
03BE	06F2	1268	.WORD	PATRN_CVTGH-TAB_2BYTE	: 56FD	CVTGH
0000	06F4	1269	.WORD	0	: 57FD	
0000	06F6	1270	.WORD	0	: 58FD	
0000	06F8	1271	.WORD	0	: 59FD	
0000	06FA	1272	.WORD	0	: 5AFD	
0000	06FC	1273	.WORD	0	: 5BFD	
0000	06FE	1274	.WORD	0	: 5CFD	
0000	0700	1275	.WORD	0	: 5DFD	
0000	0702	1276	.WORD	0	: 5EF0	
0000	0704	1277	.WORD	0	: 5FFD	
03C1	0706	1278	.WORD	PATRN_ADDH2-TAB_2BYTE	: 60FD	ADDH2
03C4	0708	1279	.WORD	PATRN_ADDH3-TAB_2BYTE	: 61FD	ADDH3
03C1	070A	1280	.WORD	PATRN_SUBH2-TAB_2BYTE	: 62FD	SUBH2
03C4	070C	1281	.WORD	PATRN_SUBH3-TAB_2BYTE	: 63FD	SUBH3
03C1	070E	1282	.WORD	PATRN_MULH2-TAB_2BYTE	: 64FD	MULH2
03C4	0710	1283	.WORD	PATRN_MULH3-TAB_2BYTE	: 65FD	MULH3
03C1	0712	1284	.WORD	PATRN_DIVH2-TAB_2BYTE	: 66FD	DIVH2
03C4	0714	1285	.WORD	PATRN_DIVH3-TAB_2BYTE	: 67FD	DIVH3
03C8	0716	1286	.WORD	PATRN_CVTHB-TAB_2BYTE	: 68FD	CVTHB
03CB	0718	1287	.WORD	PATRN_CVTHW-TAB_2BYTE	: 69FD	CVTHW
03CE	071A	1288	.WORD	PATRN_CVTHL-TAB_2BYTE	: 6AFD	CVTHL
03CE	071C	1289	.WORD	PATRN_CVTRHL-TAB_2BYTE	: 6BFD	CVTRHL
03D1	071E	1290	.WORD	PATRN_CVTBH-TAB_2BYTE	: 6CFD	CVTBH
03D4	0720	1291	.WORD	PATRN_CVTWH-TAB_2BYTE	: 6DFD	CVTWH
03D7	0722	1292	.WORD	PATRN_CVTLH-TAB_2BYTE	: 6EFD	CVTLH
03DA	0724	1293	.WORD	PATRN_ACBH-TAB_2BYTE	: 6FFD	ACBH
03DF	0726	1294	.WORD	PATRN_MOVH-TAB_2BYTE	: 70FD	MOVH
03E2	0728	1295	.WORD	PATRN_CMPH-TAB_2BYTE	: 71FD	CMPH
03DF	072A	1296	.WORD	PATRN_MNEGH-TAB_2BYTE	: 72FD	MNEGH
03E5	072C	1297	.WORD	PATRN_TSTH-TAB_2BYTE	: 73FD	TSTH
03E7	072E	1298	.WORD	PATRN_EMODH-TAB_2BYTE	: 74FD	EMODH
03ED	0730	1299	.WORD	PATRN_POLYH-TAB_2BYTE	: 75FD	POLYH
03F1	0732	1300	.WORD	PATRN_CVTHG-TAB_2BYTE	: 76FD	CVTHG
0000	0734	1301	.WORD	0	: 77FD	
0000	0736	1302	.WORD	0	: 78FD	
0000	0738	1303	.WORD	0	: 79FD	
0000	073A	1304	.WORD	0	: 7AFD	
0000	073C	1305	.WORD	0	: 7BFD	
03F4	073E	1306	.WORD	PATRN_CLRO-TAB_2BYTE	: 7CFD	CLRO,CLRH
03F6	0740	1307	.WORD	PATRN_MOVO-TAB_2BYTE	: 7DFD	MOVO
03F9	0742	1308	.WORD	PATRN_MOVAO-TAB_2BYTE	: 7EF0	MOVAO,MOVAH
03FC	0744	1309	.WORD	PATRN_PUSHAO-TAB_2BYTE	: 7FFD	PUSHAO,PUSHAH
0000	0746	1310	.WORD	0	: 80FD	
0000	0748	1311	.WORD	0	: 81FD	
0000	074A	1312	.WORD	0	: 82FD	
0000	074C	1313	.WORD	0	: 83FD	
0000	074E	1314	.WORD	0	: 84FD	

0000	0750	1315	.WORD	0	:	85FD
0000	0752	1316	.WORD	0	:	86FD
0000	0754	1317	.WORD	0	:	87FD
0000	0756	1318	.WORD	0	:	88FD
0000	0758	1319	.WORD	0	:	89FD
0000	075A	1320	.WORD	0	:	8AFD
0000	075C	1321	.WORD	0	:	8BFD
0000	075E	1322	.WORD	0	:	8CFD
0000	0760	1323	.WORD	0	:	8DFD
0000	0762	1324	.WORD	0	:	8EFD
0000	0764	1325	.WORD	0	:	8FFD
0000	0766	1326	.WORD	0	:	90FD
0000	0768	1327	.WORD	0	:	91FD
0000	076A	1328	.WORD	0	:	92FD
0000	076C	1329	.WORD	0	:	93FD
0000	076E	1330	.WORD	0	:	94FD
0000	0770	1331	.WORD	0	:	95FD
0000	0772	1332	.WORD	0	:	96FD
0000	0774	1333	.WORD	0	:	97FD
03FE	0776	1334	.WORD	PATRN_CVTFH-TAB_2BYTE	:	98FD
0401	0778	1335	.WORD	PATRN_CVTFG-TAB_2BYTE	:	99FD
0000	077A	1336	.WORD	0	:	9AFD
0000	077C	1337	.WORD	0	:	9BFD
0000	077E	1338	.WORD	0	:	9CFD
0000	0780	1339	.WORD	0	:	9DFD
0000	0782	1340	.WORD	0	:	9EFD
0000	0784	1341	.WORD	0	:	9FFD
0000	0786	1342	.WORD	0	:	A0FD
0000	0788	1343	.WORD	0	:	A1FD
0000	078A	1344	.WORD	0	:	A2FD
0000	078C	1345	.WORD	0	:	A3FD
0000	078E	1346	.WORD	0	:	A4FD
0000	0790	1347	.WORD	0	:	A5FD
0000	0792	1348	.WORD	0	:	A6FD
0000	0794	1349	.WORD	0	:	A7FD
0000	0796	1350	.WORD	0	:	A8FD
0000	0798	1351	.WORD	0	:	A9FD
0000	079A	1352	.WORD	0	:	AAFD
0000	079C	1353	.WORD	0	:	ABFD
0000	079E	1354	.WORD	0	:	ACFD
0000	07A0	1355	.WORD	0	:	ADFD
0000	07A2	1356	.WORD	0	:	AEFD
0000	07A4	1357	.WORD	0	:	AFFD
0000	07A6	1358	.WORD	0	:	B0FD
0000	07A8	1359	.WORD	0	:	B1FD
0000	07AA	1360	.WORD	0	:	B2FD
0000	07AC	1361	.WORD	0	:	B3FD
0000	07AE	1362	.WORD	0	:	B4FD
0000	07B0	1363	.WORD	0	:	B5FD
0000	07B2	1364	.WORD	0	:	B6FD
0000	07B4	1365	.WORD	0	:	B7FD
0000	07B6	1366	.WORD	0	:	B8FD
0000	07B8	1367	.WORD	0	:	B9FD
0000	07BA	1368	.WORD	0	:	BAFD
0000	07BC	1369	.WORD	0	:	BBFD
0000	07BE	1370	.WORD	0	:	BCFD
0000	07C0	1371	.WORD	0	:	BDFD

0000	07C2	1372	.WORD	0	: BEFD
0000	07C4	1373	.WORD	0	: BFFD
0000	07C6	1374	.WORD	0	: COFD
0000	07C8	1375	.WORD	0	: C1FD
0000	07CA	1376	.WORD	0	: C2FD
0000	07CC	1377	.WORD	0	: C3FD
0000	07CE	1378	.WORD	0	: C4FD
0000	07D0	1379	.WORD	0	: C5FD
0000	07D2	1380	.WORD	0	: C6FD
0000	07D4	1381	.WORD	0	: C7FD
0000	07D6	1382	.WORD	0	: C8FD
0000	07D8	1383	.WORD	0	: C9FD
0000	07DA	1384	.WORD	0	: CAFD
0000	07DC	1385	.WORD	0	: CBFD
0000	07DE	1386	.WORD	0	: CCFD
0000	07E0	1387	.WORD	0	: CDFD
0000	07E2	1388	.WORD	0	: CEFD
0000	07E4	1389	.WORD	0	: CFFD
0000	07E6	1390	.WORD	0	: DOFD
0000	07E8	1391	.WORD	0	: D1FD
0000	07EA	1392	.WORD	0	: D2FD
0000	07EC	1393	.WORD	0	: D3FD
0000	07EE	1394	.WORD	0	: D4FD
0000	07F0	1395	.WORD	0	: D5FD
0000	07F2	1396	.WORD	0	: D6FD
0000	07F4	1397	.WORD	0	: D7FD
0000	07F6	1398	.WORD	0	: D8FD
0000	07F8	1399	.WORD	0	: D9FD
0000	07FA	1400	.WORD	0	: DAFD
0000	07FC	1401	.WORD	0	: DBFD
0000	07FE	1402	.WORD	0	: DCFD
0000	0800	1403	.WORD	0	: DDFD
0000	0802	1404	.WORD	0	: DEFD
0000	0804	1405	.WORD	0	: DFFD
0000	0806	1406	.WORD	0	: EOFD
0000	0808	1407	.WORD	0	: E1FD
0000	080A	1408	.WORD	0	: E2FD
0000	080C	1409	.WORD	0	: E3FD
0000	080E	1410	.WORD	0	: E4FD
0000	0810	1411	.WORD	0	: E5FD
0000	0812	1412	.WORD	0	: E6FD
0000	0814	1413	.WORD	0	: E7FD
0000	0816	1414	.WORD	0	: E8FD
0000	0818	1415	.WORD	0	: E9FD
0000	081A	1416	.WORD	0	: EA FD
0000	081C	1417	.WORD	0	: EBFD
0000	081E	1418	.WORD	0	: ECFD
0000	0820	1419	.WORD	0	: EDFD
0000	0822	1420	.WORD	0	: EFFD
0000	0824	1421	.WORD	0	: FOFD
0000	0826	1422	.WORD	0	: F1FD
0000	0828	1423	.WORD	0	: F2FD
0000	082A	1424	.WORD	0	: F3FD
0000	082C	1425	.WORD	0	: F4FD
0000	082E	1426	.WORD	0	: F5FD
0000	0830	1427	.WORD	0	: F6FD
0404	0832	1428	.WORD	PATRN_CVTHF-TAB_2BYTE	CVTHF

LIBSDECODE_FAULT
T-009

M 10
- Decode instruction stream
DECODE_FAULT - major processing routine 15-SEP-1984 23:55:56 VAX/VMS Macro V04-00
6-SEP-1984 11:05:20 [LIBRTL.SRC]LIBDECODF.MAR;1 Page 30 (10)

0407' 0834 1429	.WORD	PATRN_CVTHD-TAB_2BYTE	:	F7FD	CVTHD
0000 0836 1430	.WORD	0	:	F8FD	
0000 0838 1431	.WORD	0	:	F9FD	
0000 083A 1432	.WORD	0	:	FAFD	
0000 083C 1433	.WORD	0	:	FBFD	
0000 083E 1434	.WORD	0	:	FCFD	
0000 0840 1435	.WORD	0	:	FDFD	
0000 0842 1436	.WORD	0	:	FEFD	
0000 0844 1437	.WORD	0	:	FFFFD	
0846 1438					
0846 1439	:				

0846 1441 :+
0846 1442 : Instruction operand patterns
0846 1443 :
0846 1444 : Each pattern is defined using the macro OPDEF whose arguments
0846 1445 : describe the access type and data type of the operands. The operand
0846 1446 : codes are of the form "xy", where "x" is the access type and "y" is
0846 1447 : the data type.
0846 1448 :-
0846 1449
0846 1450 PATRN_HALT:
0846 1451 PATRN_NOP:
0846 1452 PATRN_REI:
0846 1453 PATRN_BPT:
0846 1454 PATRN_RET:
0846 1455 PATRN_RSB:
0846 1456 PATRN_LDPCTX:
0846 1457 PATRN_SVPCTX:
0846 1458 PATRN_XFC:
0846 1459 OPDEF
0847 1460
0847 1461 PATRN_CVTPS:
0847 1462 PATRN_CVTSP:
0847 1463 OPDEF RW,AB,RW,AB
084C 1464
084C 1465 PATRN_INDEX:
084C 1466 OPDEF RL,RL,RL,RL,RL,WL
0853 1467
0853 1468 PATRN_CRC:
0853 1469 OPDEF AB,RL,RW,AB
0858 1470
0858 1471 PATRN_PROBER:
0858 1472 PATRN_PROBEW:
0858 1473 OPDEF RB,RW,AB
085C 1474
085C 1475 PATRN_INSQUE:
085C 1476 OPDEF AB,AB
085F 1477
085F 1478 PATRN_RemQUE:
085F 1479 OPDEF AB,WL
0862 1480
0862 1481 PATRN_BSBB:
0862 1482 PATRN_BRB:
0862 1483 PATRN_BNEQ:
0862 1484 PATRN_BEQL:
0862 1485 PATRN_BGTR:
0862 1486 PATRN_BLEQ:
0862 1487 PATRN_BGEQ:
0862 1488 PATRN_BLSS:
0862 1489 PATRN_BGTRU:
0862 1490 PATRN_BLEQU:
0862 1491 PATRN_BVC:
0862 1492 PATRN_BVS:
0862 1493 PATRN_BGEQU:
0862 1494 PATRN_BLSSU:
0862 1495 OPDEF BB
0864 1496
0864 1497 PATRN_JSB:

0864 1498 PATRN_JMP:
0864 1499 PATRN_PUSHAB:
0864 1500 OPDEF AB
0866 1501
0866 1502 PATRN_ADDP4:
0866 1503 PATRN_SUBP4:
0866 1504 PATRN_CMPP4:
0866 1505 PATRN_MATCHC:
0866 1506 OPDEF RW,AB,RW,AB
0868 1507
0868 1508 PATRN_ADDP6:
0868 1509 PATRN_SUBP6:
0868 1510 PATRN_MULP:
0868 1511 PATRN_DIVP:
0868 1512 OPDEF RW,AB,RW,AB,RW,AB
0872 1513
0872 1514 PATRN_CVTPT:
0872 1515 PATRN_CVTP:
0872 1516 OPDEF RW,AB,AB,RW,AB
0878 1517
0878 1518 PATRN_MOVC3:
0878 1519 PATRN_CMPC3:
0878 1520 OPDEF RW,AB,AB
087C 1521
087C 1522 PATRN_SCANC:
087C 1523 PATRN_SPANC:
087C 1524 OPDEF RW,AB,AB,RB
0881 1525
0881 1526 PATRN_MOVC5:
0881 1527 PATRN_CMPC5:
0881 1528 OPDEF RW,AB,RB,RW,AB
0887 1529
0887 1530 PATRN_MOVTC:
0887 1531 PATRN_MOVTUC:
0887 1532 OPDEF RW,AB,RB,AB,RW,AB
088E 1533
088E 1534 PATRN_BSBW:
088E 1535 PATRN_BRW:
088E 1536 OPDEF BW
0890 1537
0890 1538 PATRN_CVTWL:
0890 1539 PATRN_MOVZWL:
0890 1540 OPDEF RW,WL
0893 1541
0893 1542 PATRN_CVTWB:
0893 1543 OPDEF RW,WB
0896 1544
0896 1545 PATRN_MOVP:
0896 1546 PATRN_CMPP3:
0896 1547 OPDEF RW,AB,AB
089A 1548
089A 1549 PATRN_CVTPL:
089A 1550 OPDEF RW,AB,WL
089E 1551
089E 1552 PATRN_EDITPC:
089E 1553 OPDEF RW,AB,AB,AB
08A3 1554

08A3 1555 PATRN_LOCC:
08A3 1556 PATRN_SKPC:
08A3 1557 OPDEF RB,RW,AB
08A7 1558
08A7 1559 PATRN_ACBW:
08A7 1560 OPDEF RW,RW,MW,BW
08AC 1561
08AC 1562 PATRN_MOVAW:
08AC 1563 OPDEF AW,WL
08AF 1564
08AF 1565 PATRN_PUSHAW:
08AF 1566 OPDEF AW
08B1 1567
08B1 1568 PATRN_ADDF2:
08B1 1569 PATRN_SUBF2:
08B1 1570 PATRN_MULF2:
08B1 1571 PATRN_DIVF2:
08B1 1572 OPDEF RF,WF
08B4 1573
08B4 1574 PATRN_ADDF3:
08B4 1575 PATRN_SUBF3:
08B4 1576 PATRN_MULF3:
08B4 1577 PATRN_DIVF3:
08B4 1578 OPDEF RF,RF,WF
08B8 1579
08B8 1580 PATRN_CVTFB:
08B8 1581 OPDEF RF,WB
08B8 1582
08B8 1583 PATRN_CVTFW:
08B8 1584 OPDEF RF,WW
08BE 1585
08BE 1586 PATRN_CVTFL:
08BE 1587 PATRN_CVTRFL:
08BE 1588 OPDEF RF,WL
08C1 1589
08C1 1590 PATRN_CVTBF:
08C1 1591 OPDEF RB,WF
08C4 1592
08C4 1593 PATRN_CVTWF:
08C4 1594 OPDEF RW,WF
08C7 1595
08C7 1596 PATRN_CVTLF:
08C7 1597 OPDEF RL,WF
08CA 1598
08CA 1599 PATRN_ACBF:
08CA 1600 OPDEF RF,RF,WF,BW
08CF 1601
08CF 1602 PATRN_MOVF:
08CF 1603 PATRN_MNEGF:
08CF 1604 OPDEF RF,WF
08D2 1605
08D2 1606 PATRN_CMPF:
08D2 1607 OPDEF RF,RF
08D2 1608
08D5 1609 PATRN_TSTF:
08D5 1610 OPDEF RF
08D7 1611

08D7	1612	PATRN_EMODF:	
08D7	1613	OPDEF	RF, RB, RF, WL, WF
08DD	1614		
08DD	1615	PATRN_POLYF:	
08DD	1616	OPDEF	RF, RW, AB
08E1	1617		
08E1	1618	PATRN_CVTFD:	
08E1	1619	OPDEF	RF, WD
08E4	1620		
08E4	1621	PATRN_ADAWI:	
08E4	1622	PATRN_ADDW2:	
08E4	1623	PATRN_SUBW2:	
08E4	1624	PATRN_MULW2:	
08E4	1625	PATRN_DIVW2:	
08E4	1626	PATRN_BISW2:	
08E4	1627	PATRN_BICW2:	
08E4	1628	PATRN_XORW2:	
08E4	1629	OPDEF	RW, MW
08E7	1630		
08E7	1631	PATRN_INSQHI:	
08E7	1632	PATRN_INSQTI:	
08E7	1633	OPDEF	AB, AQ
08EA	1634		
08EA	1635	PATRN_REMQHI:	
08EA	1636	PATRN_REMQTI:	
08EA	1637	OPDEF	AQ, WL
08ED	1638		
08ED	1639	PATRN_ADDD2:	
08ED	1640	PATRN_SUBD2:	
08ED	1641	PATRN_MULD2:	
08ED	1642	PATRN_DIVD2:	
08ED	1643	OPDEF	RD, MD
08F0	1644		
08F0	1645	PATRN_ADDD3:	
08F0	1646	PATRN_SUBD3:	
08F0	1647	PATRN_MULD3:	
08F0	1648	PATRN_DIVD3:	
08F0	1649	OPDEF	RD, RD, WD
08F4	1650		
08F4	1651	PATRN_CVTDB:	
08F4	1652	OPDEF	RD, WB
08F7	1653		
08F7	1654	PATRN_CVTDW:	
08F7	1655	OPDEF	RD, WW
08FA	1656		
08FA	1657	PATRN_CVTDL:	
08FA	1658	PATRN_CVTRDL:	
08FA	1659	OPDEF	RD, WL
08FD	1660		
08FD	1661	PATRN_CVTBD:	
08FD	1662	OPDEF	RB, WD
0900	1663		
0900	1664	PATRN_CVTWD:	
0900	1665	OPDEF	RW, WD
0903	1666		
0903	1667	PATRN_CVTLD:	
0903	1668	OPDEF	RL, WD

0906 1669
0906 1670 PATRN_ACBD:
0906 1671 OPDEF RD, RD, MD, BW
0908 1672
0908 1673 PATRN_MOVD:
0908 1674 PATRN_MNEG:
0908 1675 OPDEF RD, WD
090E 1676
090E 1677 PATRN_CMPLD:
090E 1678 OPDEF RD, RD
0911 1679
0911 1680 PATRN_TSTD:
0911 1681 OPDEF RD
0913 1682
0913 1683 PATRN_EMODD:
0913 1684 OPDEF RD, RB, RD, WL, WD
0919 1685
0919 1686 PATRN_POLYD:
0919 1687 OPDEF RD, RW, AB
091D 1688
091D 1689 PATRN_CVTDF:
091D 1690 OPDEF RD, WF
0920 1691
0920 1692 PATRN_ASHL:
0920 1693 OPDEF RB, RL, WL
0924 1694
0924 1695 PATRN_ASHQ:
0924 1696 OPDEF RB, RQ, WQ
0928 1697
0928 1698 PATRN_EMUL:
0928 1699 OPDEF RL, RL, RL, WQ
092D 1700
092D 1701 PATRN_EDIV:
092D 1702 OPDEF RL, RQ, WL, WL
0932 1703
0932 1704 PATRN_CLRQ:
0932 1705 OPDEF WQ
0934 1706
0934 1707 PATRN_MOVQ:
0934 1708 OPDEF RQ, WQ
0937 1709
0937 1710 PATRN_MOVAQ:
0937 1711 OPDEF AQ, WL
093A 1712
093A 1713 PATRN_PUSHQ:
093A 1714 OPDEF AQ
093C 1715
093C 1716 PATRN_ADDB2:
093C 1717 PATRN_SUBB2:
093C 1718 PATRN_MULB2:
093C 1719 PATRN_DIVB2:
093C 1720 PATRN_BISB2:
093C 1721 PATRN_BICB2:
093C 1722 PATRN_XORB2:
093C 1723 OPDEF RB, MB
093F 1724
093F 1725 PATRN_ADDB3:

093F	1726	PATRN_SUBB\$:	
093F	1727	PATRN_MULB\$:	
093F	1728	PATRN_DIVB\$:	
093F	1729	PATRN_BISB\$:	
093F	1730	PATRN_BICB\$:	
093F	1731	PATRN_XORB\$:	
093F	1732	OPDEF RB,RB,WB	
0943	1733		
0943	1734	PATRN_MNEG\$:	
0943	1735	PATRN_MOVB\$:	
0943	1736	PATRN_MCOMB\$:	
0943	1737	OPDEF RB,WB	
0946	1738		
0946	1739	PATRN_CASEB\$:	
0946	1740	OPDEF RB,RB,RB	; User must understand branch table
094A	1741		
094A	1742	PATRN_CMPB\$:	
094A	1743	PATRN_BITB\$:	
094A	1744	OPDEF RB,RB	
094D	1745		
094D	1746	PATRN_CLRB\$:	
094D	1747	OPDEF WB	
094F	1748		
094F	1749	PATRN_TSTB\$:	
094F	1750	OPDEF RB	
0951	1751		
0951	1752	PATRN_INCB\$:	
0951	1753	PATRN_DEC\$:	
0951	1754	OPDEF MB	
0953	1755		
0953	1756	PATRN_CVTBL\$:	
0953	1757	PATRN_MOVZBL\$:	
0953	1758	OPDEF RB,WL	
0956	1759		
0956	1760	PATRN_CVTBW\$:	
0956	1761	PATRN_MOVZBW\$:	
0956	1762	OPDEF RB,WW	
0959	1763		
0959	1764	PATRN_ROT\$:	
0959	1765	OPDEF RB,RL,WL	
095D	1766		
095D	1767	PATRN_ACBB\$:	
095D	1768	OPDEF RB,RB,MB,BW	
0962	1769		
0962	1770	PATRN_MOVAB\$:	
0962	1771	OPDEF AB,WL	
0965	1772		
0965	1773	PATRN_ADDW\$:	
0965	1774	PATRN_SUBW\$:	
0965	1775	PATRN_MULW\$:	
0965	1776	PATRN_DIVW\$:	
0965	1777	PATRN_BISW\$:	
0965	1778	PATRN_BICW\$:	
0965	1779	PATRN_XORW\$:	
0965	1780	OPDEF RW,RW,WW	
0969	1781		
0969	1782	PATRN_MNEGW\$:	

0969 1783 PATRN_MOVU:
0969 1784 PATRN_MCOMW:
0969 1785 OPDEF RW,WW
096C 1786
096C 1787 PATRN_CASEW:
096C 1788 OPDEF RW,RW,RW ; User must understand branch table
0970 1789
0970 1790 PATRN_CMPW:
0970 1791 PATRN_BITW:
0970 1792 OPDEF RW,RW
0973 1793
0973 1794 PATRN_CLRW:
0973 1795 OPDEF WW
0975 1796
0975 1797 PATRN_TSTW:
0975 1798 PATRN_BISPSW:
0975 1799 PATRN_BICPSW:
0975 1800 PATRN_POPR:
0975 1801 PATRN_PUSHR:
0975 1802 PATRN_CHMK:
0975 1803 PATRN_CHME:
0975 1804 PATRN_CHMS:
0975 1805 PATRN_CHMU:
0975 1806 OPDEF RW
0977 1807
0977 1808 PATRN_INCW:
0977 1809 PATRN_DECW:
0977 1810 OPDEF MW
0979 1811
0979 1812 PATRN_ADDL2:
0979 1813 PATRN_SUBL2:
0979 1814 PATRN_MULL2:
0979 1815 PATRN_DIVL2:
0979 1816 PATRN_BISL2:
0979 1817 PATRN_BICL2:
0979 1818 PATRN_XORL2:
0979 1819 PATRN_ADWC:
0979 1820 PATRN_SBWC:
0979 1821 OPDEF RL,ML
097C 1822
097C 1823 PATRN_ADDL3:
097C 1824 PATRN_SUBL3:
097C 1825 PATRN_MULL3:
097C 1826 PATRN_DIVL3:
097C 1827 PATRN_BISL3:
097C 1828 PATRN_BICL3:
097C 1829 PATRN_XORL3:
097C 1830 OPDEF RL,RL,WL
0980 1831
0980 1832 PATRN_MNEGL:
0980 1833 PATRN_MOVL:
0980 1834 PATRN_MCOML:
0980 1835 PATRN_MFPR:
0980 1836 OPDEF RL,WL
0983 1837
0983 1838 PATRN_CASEL:
0983 1839 OPDEF RL,RL,RL ; User must understand branch table

0987	1840	
0987	1841	PATRN_CMPL:
0987	1842	PATRN_BITL:
0987	1843	PATRN_MTPR:
0987	1844	OPDEF RL,RL
098A	1845	
098A	1846	PATRN_CLRL:
098A	1847	PATRN_MOVPSL:
098A	1848	OPDEF WL
098C	1849	
098C	1850	PATRN_TSTL:
098C	1851	PATRN_PUSHL:
098C	1852	OPDEF RL
098E	1853	
098E	1854	PATRN_INCL:
098E	1855	PATRN_DECL:
098E	1856	OPDEF ML
0990	1857	
0990	1858	PATRN_MOVAL:
0990	1859	OPDEF AL,WL
0993	1860	
0993	1861	PATRN_PUSHAL:
0993	1862	OPDEF AL
0995	1863	
0995	1864	PATRN_BBS:
0995	1865	PATRNBBC:
0995	1866	PATRN_BBSS:
0995	1867	PATRN_BBSC:
0995	1868	PATRN_BBSC:
0995	1869	PATRN_BBCC:
0995	1870	PATRN_BBSSI:
0995	1871	PATRN_BBCCI:
0995	1872	OPDEF RL,VB,BB
0999	1873	
0999	1874	PATRN_BLBS:
0999	1875	PATRN_BLBC:
0999	1876	OPDEF RL,BB
099C	1877	
099C	1878	PATRN_FFS:
099C	1879	PATRN_FFC:
099C	1880	PATRN_EXTV:
099C	1881	PATRN_EXTZV:
099C	1882	OPDEF RL,RB,VB,WL
09A1	1883	
09A1	1884	PATRN_CMPV:
09A1	1885	PATRN_CMPZV:
09A1	1886	OPDEF RL,RB,VB,RL
09A6	1887	
09A6	1888	PATRN_INSV:
09A6	1889	OPDEF RL,RL,RB,VB
09AB	1890	
09AB	1891	PATRN_ACBL:
09AB	1892	OPDEF RL,RL,ML,BW
09B0	1893	
09B0	1894	PATRN_AOBLSS:
09B0	1895	PATRN_AOBLEQ:
09B0	1896	OPDEF RL,ML,BB

0984	1897		
0984	1898	PATRN_SOBGEO:	
0984	1899	PATRN_SOBGTR:	
0984	1900	OPDEF	ML,BB
0987	1901		
0987	1902	PATRN_CVTLB:	
0987	1903	OPDEF	RL,WB
098A	1904		
098A	1905	PATRN_CVTLW:	
098A	1906	OPDEF	RL,WW
09BD	1907		
09BD	1908	PATRN_ASHP:	
09BD	1909	OPDEF	RB,RW,AB,RB,RW,AB
09C4	1910		
09C4	1911	PATRN_CVTLP:	
09C4	1912	OPDEF	RL,RW,AB
09C8	1913		
09C8	1914	PATRN_CALLS:	
09C8	1915	OPDEF	RL,AB
09CB	1916		
09CB	1917	PATRN_CALLG:	
09CB	1918	OPDEF	AB,AB
09CE	1919		
09CE	1920	PATRN_CVTDH:	
09CE	1921	OPDEF	RD,WH
09D1	1922		
09D1	1923	PATRN_CVTGF:	
09D1	1924	OPDEF	RG,WF
09D4	1925		
09D4	1926	PATRN_ADDG2:	
09D4	1927	PATRN_SUBG2:	
09D4	1928	PATRN_MULG2:	
09D4	1929	PATRN_DIVG2:	
09D4	1930	OPDEF	RG,MG
09D7	1931		
09D7	1932	PATRN_ADDG3:	
09D7	1933	PATRN_SUBG3:	
09D7	1934	PATRN_MULG3:	
09D7	1935	PATRN_DIVG3:	
09D7	1936	OPDEF	RG,RG,WG
09DB	1937		
09DB	1938	PATRN_CVTGB:	
09DB	1939	OPDEF	RG,WB
09DE	1940		
09DE	1941	PATRN_CVTGW:	
09DE	1942	OPDEF	RG,WW
09E1	1943		
09E1	1944	PATRN_CVTGL:	
09E1	1945	PATRN_CVTRGL:	
09E1	1946	OPDEF	RG,WL
09E4	1947		
09E4	1948	PATRN_CVTBG:	
09E4	1949	OPDEF	RB,WG
09E7	1950		
09E7	1951	PATRN_CVTWG:	
09E7	1952	OPDEF	RW,WG
09EA	1953		

09EA	1954	PATRN_CVTLG:	
09EA	1955	OPDEF	RL,WG
09ED	1956		
09ED	1957	PATRN_ACBG:	
09ED	1958	OPDEF	RG,RG,MG,BW
09F2	1959		
09F2	1960	PATRN_MOVG:	
09F2	1961	PATRN_MNEGG:	
09F2	1962	OPDEF	RG,WG
09F5	1963		
09F5	1964	PATRN_CMPG:	
09F5	1965	OPDEF	RG,RG
09F8	1966		
09F8	1967	PATRN_TSTG:	
09F8	1968	OPDEF	RG
09FA	1969		
09FA	1970	PATRN_EMODG:	
09FA	1971	OPDEF	RG,RW,RG,WL,WG
0A00	1972		
0A00	1973	PATRN_POLYG:	
0A00	1974	OPDEF	RG,RW,AB
0A04	1975		
0A04	1976	PATRN_CVTGH:	
0A04	1977	OPDEF	RG,WH
0A07	1978		
0A07	1979	PATRN_ADDH2:	
0A07	1980	PATRN_SUBH2:	
0A07	1981	PATRN_MULH2:	
0A07	1982	PATRN_DIVH2:	
0A07	1983	OPDEF	RH,MH
0A0A	1984		
0A0A	1985	PATRN_ADDH3:	
0A0A	1986	PATRN_SUBH3:	
0A0A	1987	PATRN_MULH3:	
0A0A	1988	PATRN_DIVH3:	
0A0A	1989	OPDEF	RH,RH,WH
0AOE	1990		
0AOE	1991	PATRN_CVTHB:	
0AOE	1992	OPDEF	RH,WB
0A11	1993		
0A11	1994	PATRN_CVTHW:	
0A11	1995	OPDEF	RH,WW
0A14	1996		
0A14	1997	PATRN_CVTHL:	
0A14	1998	PATRN_CVTRHL:	
0A14	1999	OPDEF	RH,WL
0A17	2000		
0A17	2001	PATRN_CVTBH:	
0A17	2002	OPDEF	RB,WH
0A1A	2003		
0A1A	2004	PATRN_CVTWH:	
0A1A	2005	OPDEF	RW,WH
0A1D	2006		
0A1D	2007	PATRN_CVTLH:	
0A1D	2008	OPDEF	RL,WH
0A20	2009		
0A20	2010	PATRN_ACBH:	

0A20	2011	OPDEF	RH,RH,MH,BW
0A25	2012		
0A25	2013	PATRN_MOVH:	
0A25	2014	PATRN_MNEGH:	
0A25	2015	OPDEF	RH,WH
0A28	2016		
0A28	2017	PATRN_CMPh:	
0A28	2018	OPDEF	RH,RH
0A2B	2019		
0A2B	2020	PATRN_TSTH:	
0A2B	2021	OPDEF	RH
0A2D	2022		
0A2D	2023	PATRN_EMODH:	
0A2D	2024	OPDEF	RH,RW,RH,WL,WH
0A32	2025		
0A32	2026	PATRN_POLYH:	
0A32	2027	OPDEF	RH,RW,AB
0A37	2028		
0A37	2029	PATRN_CVTHG:	
0A37	2030	OPDEF	RH,WG
0A3A	2031		
0A3A	2032	PATRN_CLRO:	
0A3A	2033	OPDEF	WO
0A3C	2034		
0A3C	2035	PATRN_MOVO:	
0A3C	2036	OPDEF	RO,WO
0A3F	2037		
0A3F	2038	PATRN_MOVAO:	
0A3F	2039	OPDEF	AO,WL
0A42	2040		
0A42	2041	PATRN_PUSHAO:	
0A42	2042	OPDEF	AO
0A44	2043		
0A44	2044	PATRN_CVTFH:	
0A44	2045	OPDEF	RF,WH
0A47	2046		
0A47	2047	PATRN_CVTFG:	
0A47	2048	OPDEF	RF,WG
0A4A	2049		
0A4A	2050	PATRN_CVTHF:	
0A4A	2051	OPDEF	RH,WF
0A4D	2052		
0A4D	2053	PATRN_CVTHD:	
0A4D	2054	OPDEF	RH,WD

0A50 2056
0A50 2057
0A50 2058
0A50 2059
0A50 2060
0A50 2061
0A50 2062
0A50 2063
0A50 2064
0A50 2065
0A50 2066
0A50 2067
0A50 2068
0A50 2069
0A50 2070
0A50 2071
0A50 2072
0A50 2073
0A50 2074
0A50 2075
0A50 2076
0A50 2077
0A50 2078
0A50 2079
0A50 2080
0A50 2081
0A50 2082
0A50 2083
0A50 2084
0A50 2085
0A50 2086
0A50 2087
0A50 2088
0A50 2089
0A50 2090
0A50 2091
0A50 2092
0A50 2093
0A50 2094
0A50 2095
0A50 2096
0A50 2097
0A50 2098
0A50 2099
0A50 2100
0A50 2101
0A50 2102
0A50 2103
0A50 2104
0A50 2105
0A50 2106
0A50 2107
0A50 2108
0A50 2109
0A50 2110
0A50 2111
0A50 2112

.SBTTL Operand Decoding Routines

*
*
* Routines for Scanning Instruction Operands
*
*

Introduction

The following section contains a set of routines for scanning the operands of an instruction and determining the values and locations of operands. The code contains full error checking and also checks for the situations that the architecture considers to be unpredictable.

Operand Scanning Routines

The operand scanning routines are entered by loading the access type into R8, the data type into R9, and then performing a JSB-type branch to GET_SPECIFIER.

When the routines are entered they scan the next instruction operand starting at the value of the user's PC and check the operand for validity. If any exceptions are detected during operand scanning they are processed immediately and the routines do not return. Any changes that are made to any of the registers (including PC) are recorded in the change words so faults will be handled properly.

If the operand access type is READ, MODIFY or FIELD, ADDRESS or BRANCH, the address of the value is placed in the appropriate element of the READ_ADDRS array. If the operand is also immediate mode or a register, its value is copied to the READ_OPERANDS array and READ_ADDRS points to that location. This is to prevent later operand specifiers from modifying registers previously used as operands, and gives a place to store immediate mode operands.

If the operand access type is WRITE, MODIFY, ADDRESS, or FIELD, the address of the value is placed in the appropriate element of the WRITE_ADDRS array. If the operand is a register, a pointer to the appropriate emulated register is used. This permits correct implementation of the "read all operands, then write all operands" rule of the VAX architecture.

If the WRITE_ADDRS element is to be filled with a value that addresses our local storage then it is changed to an address that won't do any harm. This is consistent with the notion that the area below the user's stack pointer is being continually garbaged. This check is not

0A50 2113 :
 0A50 2114 :
 0A50 2115 :
 0A50 2116 :
 0A50 2117 :
 0A50 2118 :
 0A50 2119 :
 0A50 2120 :
 0A50 2121 :
 0A50 2122 :
 0A50 2123 :
 0A50 2124 :
 0A50 2125 :
 0A50 2126 :
 0A50 2127 :
 0A50 2128 :
 0A50 2129 :
 0A50 2130 :
 0A50 2131 :
 0A50 2132 :
 0A50 2133 :
 0A50 2134 :
 0A50 2135 :
 0A50 2136 :
 0A50 2137 :
 0A50 2138 :
 0A50 2139 :
 0A50 2140 :
 0A50 2141 :
 0A50 2142 :
 0A50 2143 :
 0A50 2144 :
 0A50 2145 :
 0A50 2146 :
 0A50 2147 :
 0A50 2148 :
 0A50 2149 :
 0A50 2150 :
 0A50 2151 :
 0A50 2152 :
 0A50 2153 :
 0A50 2154 :
 0A50 2155 :
 0A50 2156 :
 0A50 2157 :
 0A50 2158 :
 0A50 2159 :
 0A50 2160 :
 0A50 2161 :
 0A50 2162 :
 0A50 2163 :
 0A50 2164 :
 0A50 2165 :
 0A50 2166 :
 0A50 2167 :
 0A50 2168 :
 0A50 2169 :

performed if flag bit V REGISTER is set, which indicates that the operand is a register mode operand.

If the FPD bit is set in the PSL, the only effect of decoding an operand specifier is to move the PC.

Exceptions

The instruction operand scanning routines perform complete error checking and immediately signal any exceptions detected. All of these exceptions are faults.

All fetches from memory done in scanning the instruction operand or in fetching the operand or operand address are probed and access violations are signaled if the probes fail. All of the addressing modes specified by the architecture to be reserved addressing modes or unpredictable are checked for and are signaled as reserved addressing modes if they are detected.

Routine Organization

GET_SPECIFIER loads the length of the data type into R10 and the operand specifier byte into R0. The high and low order nibbles of this byte are stored in R1 and R2. The register R7 which is reserved for the index modification is cleared. The routine now branches on the high order nibble to a routine which will handle the specific kind of operand.

For literals the values are expanded immediately.

For index mode operand specifiers, the index modification is computed and the next operand specifier byte is loaded into R0 and decomposed as before. Again we branch on the high order nibble but this time certain addressing modes which are illegal with indexing are checked for. Also for those addressing modes which change register values a check is made that the register is not the same as the index register.

For register mode operands the address of the emulated register is loaded into R11. A check is made that the operand does not contain PC. Then flag bit V REGISTER is set and control passes to the operand reading routine.

For the remaining addressing modes the operand addresses are computed in a straightforward manner and loaded into R11. For some of these addressing modes the values of registers may be changed. These changes are reflected in the change words. When the operand address is computed control passes to the operand accessing routine.

For ADDRESS and FIELD access mode operands the operand accessing routine returns but for all others it probes the

- Decode instruction stream
Operand Decoding Routines

0A50	2170	;
0A50	2171	;
0A50	2172	;
0A50	2173	;
0A50	2174	;

N 11

15-SEP-1984 23:55:56 VAX/VMS Macro V04-00
6-SEP-1984 11:05:20 [LIBRTL.SRC]LIBDECODEF.MAR;1 Page 44
(12)

operand address and also checks for writes into local storage unless V_REGISTER is set. If the operand is READ or MODIFY access control passes to the operand reading routine.

0A50	2176			
0A50	2177			
0A50	2178			
01	0A50	2179 LENGTHS:		
02	0A51	2180 .BYTE 1		: table origin
04	0A52	2181 .BYTE 2		: 1 - byte
08	0A53	2182 .BYTE 4		: 2 - word
10	0A54	2184 .BYTE 8		: 3 - longword
04	0A55	2185 .BYTE 16		: 4 - quadword
08	0A56	2186 .BYTE 4		: 5 - octaword
08	0A57	2187 .BYTE 8		: 6 - F_floating
10	0A58	2188 .BYTE 8		: 7 - D_floating
	0A59	2189 .BYTE 16		: 8 - G_floating
	0A59	2190		: 9 - H_floating
	0A59	2191		
06	58	D1 0A59 2192 GET_SPECIFIER:		
03		12 0A5C 2194 CMPL R8,#LIBSK_DCFACC_B		: entrance
SA	EA AF49	31 0A5E 2195 BNEQ 1\$: Is this a branch address?
	57	D4 0A61 2196 BRW 1\$: If not, skip
68	5B 50 AD	D0 0A66 2197 MOVZBL LENGTHS-1[R9],R10		: If so, go process it
01	FD AD	0C 0A6C 2199 CLRL R7		: R10 = data type length
	06	12 0A71 2200 MOVL REG PC(FP), R11		: clear the index value
5A	01	D0 0A73 2201 PROBER MODE(FP),#1,(R11)		: R11 = specifier byte location
	0472	30 0A76 2202 BNEQ #1,R10		: can we read the specifier byte ?
50	50 BD	9A 0A79 2203 2\$: MOVZBL R10		: yes - skip
	50 AD	D6 0A7D 2204 BSBW READ_FAULT		: R10 = size of probe
51	50 04 04	EF 0A80 2205 DREG-PC(FP),R0		: process an access violation
52	50 04 00	EF 0A85 2206 INCL REG PC(FP)		: R0 = specifier byte
OF	00 51	CF 0A8A 2207 EXTZV #4,74,R0,R1		: increment PC
	0020	' 0A8E 2208 3\$: EXTZV #0,#4,R0,R2		: R1 = high order nibble of specifier
	0020	' 0A90 2209 CASEL R1,#0,#15		: R2 = low order nibble of specifier
	0020	' 0A92 2210		: branch on the high order nibble
	0020	' 0A94 2211 .WORD LITERAL_MODE-3\$: 0 - literal mode
	0084	' 0A96 2212 .WORD LITERAL_MODE-3\$: 1 - literal mode
	00F2	' 0A98 2213 .WORD LITERAL_MODE-3\$: 2 - literal mode
	0177	' 0A9A 2214 .WORD INDEX_MODE-3\$: 3 - literal mode
	018E	' 0A9C 2215 .WORD REGISTER_MODE-3\$: 4 - index mode
	01AA	' 0A9E 2216 .WORD REG_DEF_MODE-3\$: 5 - register mode
	01DB	' 0AA0 2217 .WORD DECR_MODE-3\$: 6 - register deferred mode
	0208	' 0AA2 2218 .WORD INCR_MODE-3\$: 7 - autodecrement mode
	0230	' 0AA4 2219 .WORD INCR_DEF_MODE-3\$: 8 - autoincrement mode
	0266	' 0AA6 2220 .WORD BYTE_DISP_MODE-3\$: 9 - autoincrement deferred mode
	028F	' 0AA8 2221 .WORD BYTE_DEF_MODE-3\$: A - byte displacement mode
	02C6	' 0AAA 2222 .WORD WORD_DISP_MODE-3\$: B - byte displacement deferred mode
	02EF	' 0AAC 2223 .WORD WORD_DEF_MODE-3\$: C - word displacement mode
		OAAE 2224 .WORD LONG_DISP_MODE-3\$: D - word displacement deferred mode
		OAAE 2225 .WORD LONG_DEF_MODE-3\$: E - long displacement mode
		OAAE 2226 .WORD		: F - long displacement deferred mode
		OAAE 2227 LITERAL_MODE:		
43 54 AD 1B	E0	OAAE 2228 BBS #PSLSV_FPD,PSL(FP),20\$: entrance
5B 55 01	78	OAB3 2229 ASHL #1,R5,R11		: Exit if FPD set
5B FEB8 CD4B	7E	OAB7 2230 MOVAQ READ_OPERANDS(FP)[R11],R11		: Get address of location in
04 01 58	CF	OABD 2231 CASEL R8,\$T,#4		: READ_OPERANDS to store literal
	0008	' OAC1 2232 1\$: .WORD 28-18		: branch on the access type
				: 1 - read only access

Table of Data Type Lengths

01	0A50	2180 LENGTHS: .BYTE 1	: 1 - byte
02	0A51	2181 .BYTE 2	: 2 - word
04	0A52	2182 .BYTE 4	: 3 - longword
08	0A53	2183 .BYTE 8	: 4 - quadword
10	0A54	2184 .BYTE 16	: 5 - octaword
04	0A55	2185 .BYTE 4	: 6 - F_floating
08	0A56	2186 .BYTE 8	: 7 - D_floating
08	0A57	2187 .BYTE 8	: 8 - G_floating
10	0A58	2188 .BYTE 16	: 9 - H_floating

Process the Next Operand Specifier

15:	MOVZBL LENGTHS-1[R9],R10	R10 = data type length
	CLRL R7	clear the index value
	MOVL REG PC(FP), R11	R11 = specifier byte location
	PROBER MODE(FP),#1,(R11)	can we read the specifier byte ?
	BNEQ #1,R10	yes - skip
	BSBW READ_FAULT	R10 = size of probe
	DREG-PC(FP),R0	process an access violation
28:	INCL REG PC(FP)	R0 = specifier byte
	EXTZV #1,R10	increment PC
	EXTZV #0,#4,R0,R2	R1 = high order nibble of specifier
	CASEL R1,#0,#15	R2 = low order nibble of specifier
	.WORD LITERAL_MODE-3\$	branch on the high order nibble
38:	.WORD LITERAL_MODE-3\$: 0 - literal mode
	.WORD LITERAL_MODE-3\$: 1 - literal mode
	.WORD LITERAL_MODE-3\$: 2 - literal mode
	.WORD LITERAL_MODE-3\$: 3 - literal mode
	.WORD INDEX_MODE-3\$: 4 - index mode
	.WORD REGISTER_MODE-3\$: 5 - register mode
	.WORD REG_DEF_MODE-3\$: 6 - register deferred mode
	.WORD DECR_MODE-3\$: 7 - autodecrement mode
	.WORD INCR_MODE-3\$: 8 - autoincrement mode
	.WORD INCR_DEF_MODE-3\$: 9 - autoincrement deferred mode
	.WORD BYTE_DISP_MODE-3\$: A - byte displacement mode
	.WORD BYTE_DEF_MODE-3\$: B - byte displacement deferred mode
	.WORD WORD_DISP_MODE-3\$: C - word displacement mode
	.WORD WORD_DEF_MODE-3\$: D - word displacement deferred mode
	.WORD LONG_DISP_MODE-3\$: E - long displacement mode
	.WORD LONG_DEF_MODE-3\$: F - long displacement deferred mode

Process a Literal Mode Operand Specifier

LITERAL_MODE:	BBS #PSLSV_FPD,PSL(FP),20\$: entrance
	ASHL #1,R5,R11	: Exit if FPD set
	MOVAQ READ_OPERANDS(FP)[R11],R11	: Get address of location in
	CASEL R8,\$T,#4	: READ_OPERANDS to store literal
	.WORD 28-18	: branch on the access type
		: 1 - read only access

08 01 59	04F4' 0AC3 2233	.WORD	ADDRESS_FAULT-1\$: 2 - modify access
	04F4' 0AC5 2234	.WORD	ADDRESS_FAULT-1\$: 3 - write only access
	04F4' 0AC7 2235	.WORD	ADDRESS_FAULT-1\$: 4 - address access
	04F4' 0AC9 2236	.WORD	ADDRESS_FAULT-1\$: 5 - field access
	00 0ACB 2237	HALT		: 6 - branch access (should not occur)
	CF 0ACC 2238	CASEL	R9,#1,#8	branch on the data type
	001B' 0AD0 2239	.WORD	6S-3\$: 1 - byte
	001B' 0AD2 2240	.WORD	6S-3\$: 2 - word
	001B' 0AD4 2241	.WORD	6S-3\$: 3 - longword
	0015' 0AD6 2242	.WORD	5S-3\$: 4 - quadword
	0012' 0AD8 2243	.WORD	4S-3\$: 5 - octaword
	002A' 0ADA 2244	.WORD	8S-3\$: 6 - F-floating
	0027' 0ADC 2245	.WORD	7S-3\$: 7 - D-floating
	0032' 0ADE 2246	.WORD	9S-3\$: 8 - G-floating
	003A' 0AE0 2247	.WORD	10S-3\$: 9 - H-floating
	08 AB 7C 0AE2 2248	CLRQ	8(R11)	clear second quadword of value
	04 AB D4 0AE5 2249	CLRL	4(R11)	clear second longword of value
FE78	CD45 50 00 0AE8 2250	MOVL	R0 (R11)	Move literal value
	FE38 CD45 D4 0AF1 2251	MOVL	R11 READ_ADDRS(FP)[R5]	Set read operand address
	05 0AF6 2252	CLRL	WRITE_ADDRS(FP)[R5]	Indicate no write operand address
	05 0AF6 2253	RSB	return	
	04 AB D4 0AF7 2254	CLRL		
6B	50 04 78 0AFA 2255	ASHL	#4, R0, (R11)	clear second longword of value
E9	6B 0E E3 0AFE 2256	BBCS	#14, (R11) 6\$	position the literal bits
6B	50 01 78 0B02 2257	ASHL	#1, R0, (R11)	include exponent bias and return
DB	6B 0E E3 0B06 2258	BBCS	#14, (R11) 5\$	position the literal bits
6B	50 1D 9C 0B0A 2259	ROTL	#29, R0, (R11)	include exponent bias and finish up
DO	6B 0E E3 0B0E 2260	BBCS	#14, (R11), 4\$	position the literal bits
	0B12 2261	:	;	include exponent bias and finish up
	0B12 2262	:		
	0B12 2263	:		
	0B12 2264	INDEX_MODE:	Process an Index Mode Operand Specifier	
	52 0F D1 0B12	CMPL	#15,R2	
	03 12 0B15	BNEQ	1\$: entrance
	049B 31 0B17	BRW	process the reserved addressing mode	
57	06 54 AD 1B EO 0B1A	BBS	#PSL\$V_FPD, PSL(FP), 11\$	
	14 AD42 5A C5 0B1F	MULL3	R10, REG_R0(FP)[R2], R7	
	53 52 D0 0B25	11\$:	R7 = index address modification	
	SB 50 AD DO 0B28	MOVL	save the register number	
6B	01 FD AD 0C 0B2C	REG_PC(FP), R11	R11 = location of next byte	
	06 12 0B31	PROBER	can we read the next byte ?	
	5A 01 D0 0B33	BNEQ	yes - skip	
	03B2 30 0B36	MOVL	R10 = size of probe	
	50 50 BD 9A 0B39	BSBW	process the access violation	
	50 AD D6 0B3D	MOVZBL	R0 = next operand specifier	
51	50 04 04 EF 0B40	INCL	increment PC	
52	50 04 00 EF 0B45	EXTZV	R1 = high order nibble of specifier	
	OF 00 51 CF 0B4A	EXTZV	R2 = low order nibble of specifier	
	0467' 0B4E 2281	CASEL	branch on the low order nibble	
	0467' 0B50 2282	.WORD	0 - literal mode	
	0467' 0B52 2283	.WORD	1 - literal mode	
	0467' 0B54 2284	.WORD	2 - literal mode	
	0467' 0B56 2285	.WORD	3 - literal mode	
	0467' 0B58 2286	.WORD	4 - index mode	
	0087' 0B5A 2287	.WORD	5 - register mode	
	0020' 0B5C 2288	.WORD	6 - register deferred mode	
	0020' 0B5E 2289	.WORD	7 - autodecrement mode	
		.WORD	8 - autoincrement mode	

0020' 0B60 2290 .WORD 4S-38 : 9 - autoincrement deferred mode
 0148' 0B62 2291 .WORD BYTE_DISP_MODE-3\$: A - byte displacement mode
 0170' 0B64 2292 .WORD BYTE_DEF_MODE-3\$: B - byte displacement deferred mode
 01A6' 0B66 2293 .WORD WORD_DISP_MODE-3\$: C - word displacement mode
 01CF' 0B68 2294 .WORD WORD_DEF_MODE-3\$: D - word displacement deferred mode
 0206' 0B6A 2295 .WORD LONG_DISP_MODE-3\$: E - long displacement mode
 022F' 0B6C 2296 .WORD LONG_DEF_MODE-3\$: F - long displacement deferred mode
 53 52 D1 0B6E 2297 4S: CMPL R2,R3 : is register the same as index ?
 03 12 0B71 2298 BNEQ S\$: no - skip
 02 07 043F 31 0B73 2299 BRW ADDRESS FAULT : process the reserved addressing mode
 CF 0B76 2300 5S: CASEL R1,#7,#2 : branch on the high order nibble
 00A2' 0B7A 2301 6S: .WORD DECR_MODE-6\$: 7 - autodecrement mode
 00BE' 0B7C 2302 .WORD INCR_MODE-6\$: 8 - autoincrement mode
 00EF' 0B7E 2303 .WORD INCR_DEF_MODE-6\$: 9 - autoincrement deferred mode

Process a Register Mode Operand Specifier

REGISTER MODE:
 2E 54 AD 1B E0 0B80 2307 BBS #PSLSV_FPD, PSL(FP), 3\$: entrance
 FC AD 01 88 0B85 2308 BISB2 #M REGISTER FLAGS(FP) : Skip if FPD set
 53 6A42 DE 0B89 2310 MOVAL (RTO)[R2],R3 : indicate a register mode operand
 53 3C D1 0B8D 2311 CMPL #60,R3 : byte position following operand
 03 18 0B90 2312 BGEQ 1S : does the operand overlap PC ?
 SB 14 AD42 31 0B92 2313 BRW ADDRESS FAULT : no - skip
 FE78 CD45 DE 0B95 2314 1S: MOVAL REG_R0(FP)[R2], R11 : process the reserved addressing mode
 FE38 CD45 D4 0B9A 2315 CLRL READ_ADDRS(FP)[R5] : R11 = location of user register
 FE38 CD45 D4 0B9F 2316 CLRL WRITE_ADDRS(FP)[R5] : Initially no read operand
 04 01 58 CF 0BA4 2317 CASEL R8,#1,#4 : Initially no write operand
 001F' 0BAA 2318 2S: .WORD READ_REG-2\$: branch on the access type
 0019' 0BAC 2319 .WORD MODIFY_REG-2\$: 1 - read only access
 0012' 0BAE 2320 .WORD WRITE_REG-2\$: 2 - modify access
 040D' 0BBA 2321 .WORD ADDRESS_FAULT-2\$: 3 - write access
 000C' 0BB0 2322 .WORD FIELD_REG-2\$: 4 - address access
 00 0B82 2323 HALT : 5 - field access
 05 0B83 2324 RSB : 6 - branch access (shouldn't occur)
 0B84 2325 : Return for FPD set

FIELD_REG:
 FE78 CD45 5B D0 0B84 2326 MOVL R11,READ_ADDRS(FP)[R5] : Field reads/writes register
 FE38 CD45 5B D0 0B84 2327 WRITE_REG: MOVL R11,WRITE_ADDRS(FP)[R5] : Indicate write operand address

MODIFY_REG:
 FE38 CD45 5B D0 0BC1 2331 MOVL R11,WRITE_ADDRS(FP)[R5] : Indicate write operand address

READ_REG:
 50 55 01 78 0BC7 2332 ASHL #1,R5,R0 : Get address of location in
 50 FEB8 CD40 7E 0BCB 2334 MOVAQ READ_OPERANDS(FP)[R0], R0 : READ OPERANDS to store registers
 FE78 CD45 50 D0 0BD1 2335 MOVL R0, READ_ADDRS(FP)[R5] : Indicate write operand address
 08 01 59 CF 0BD7 2336 CASEL R9,#1,#8 : branch on the data type
 0012' 0BDB 2338 1S: .WORD 2S-1\$: 1 - byte
 0016' 0BDD 2339 .WORD 3S-1\$: 2 - word
 001A' 0BDF 2340 .WORD 4S-1\$: 3 - longword
 0024' 0BE1 2341 .WORD 6S-1\$: 4 - quadword
 001F' 0BE3 2342 .WORD 5S-1\$: 5 - octaword
 001A' 0BE5 2343 .WORD 4S-1\$: 6 - F-floating
 0024' 0BE7 2344 .WORD 6S-1\$: 7 - D-floating
 0024' 0BE9 2345 .WORD 6S-1\$: 8 - G-floating
 001F' 0BEB 2346 .WORD 5S-1\$: 9 - H-floating

1E 54 AD 1B	EQ 0C69 2404	BBS #PSLSV FPD, PSL(FP), 2S	; skip if FPD set
5B 14 AD42	DO 0C6E 2405	MOVL REG ROTFP)[R2], R11	; R11 = register value
6B 04 FD AD	OC 0C73 2406	PROBER MODE(FP), #4, (R11)	; can we read longword it addresses ?
06 12 0C78 2407	BNEQ 1S	; yes - skip	
5A 04 0C7A 2408	MOVL #4, R10	; R10 = size of probe	
026B 30 0C7D 2409	BSBW READ FAULT	; process the access violation	
SB 6B 57 C1 0C80 2410	1S: ADDL3 R7, (R11) R11	; form the operand address	
14 AD42 04 C0 0C84 2411	ADDL2 #4, REG_R0(FP)[R2]	; add longword size to the register	
0128 31 0C89 2412	BRW ACCESS_VALUE	; finish establishing the access	
OF 52 D1 0C8C 2413	CMPBL R2, #15	; is the register PC	
04 12 0C8F 2414	BNEQ 3S	; skip if not	
50 AD 04 C0 0C91 2415	ADDL2 #4, REG_PC(FP)	; do autoincrement of PC anyway	
05 0C95 2416	RSB	; return if FPD set	
OC96 2417	:		
OC96 2418	:		
OC96 2419	:		

Process a Byte Displacement Mode Operand Specifier

6B 5B 50 AD	DO 0C96 2420	BYTE_DISP MODE:	entrance
01 FD AD	OC 0C9A 2421	MOVL REG PC(FP), R11	R11 = location of displacement
06 12 0C9F 2422	PROBER MODE(FP), #1, (R11)	can we read the displacement ?	
5A 01 0CA1 2423	BNEQ 1S	; yes - skip	
0244 30 0CA4 2424	MOVL #1, R10	; R10 = size of probe	
50 AD D6 0CA7 2425	BSBW READ FAULT	; process the access violation	
OE 54 AD 1B E0 0CAA 2426	1S: INCL REG PC(FP)	increment PC	
5B 6B 98 0CAF 2427	BBS #PSLSV FPD, PSL(FP), 2S	skip if FPD set	
5B 57 C0 0CB2 2428	CVTBL (R11) R11	R11 = displacement value	
5B 14 AD42 C0 0CB5 2429	ADDL2 R7, R11	add the displacement to the index	
00F7 31 0CBA 2430	ADDL2 REG_R0(FP)[R2], R11	add the register to the result	
05 0CBD 2431	BRW ACCESS_VALUE	finish establishing the access	
OCBE 2432	RSB	Return if FPD set	
OCBE 2433	:		
OCBE 2434	:		
OCBE 2435	:		

Process a Byte Displacement Deferred Mode Operand Specifier

6B 5B 50 AD	DO 0CBE 2436	BYTE_DEF MODE:	entrance
01 FD AD	OC 0CC2 2437	MOVL REG PC(FP), R11	R11 = location of displacement
06 12 0CC7 2438	PROBER MODE(FP), #1, (R11)	can we read the displacement ?	
5A 01 0CC9 2439	BNEQ 1S	; yes - skip	
021C 30 0CCC 2440	MOVL #1, R10	; R10 = size of probe	
50 AD D6 0CCF 2441	BSBW READ FAULT	; process the access violation	
1C 54 AD 1B E0 0CD2 2442	1S: INCL REG PC(FP)	increment PC	
5B 6B 98 0CD7 2443	BBS #PSLSV FPD, PSL(FP), 3S	skip if FPD set	
5B 14 AD42 C0 0CDA 2444	CVTBL (R11) R11	R11 = displacement value	
6B 04 FD AD OC 0CDF 2445	ADDL2 REG_R0(FP)[R2], R11	add the register to the displacement	
06 12 0CE4 2446	PROBER MODE(FP), #4, (R11)	can we read longword it addresses ?	
5A 04 0CE6 2447	BNEQ 2S	; yes - skip	
01FF 30 0CE9 2448	MOVL #4, R10	; R10 = size of probe	
5B 6B 57 C1 0CEC 2449	BSBW READ FAULT	; process the access fault	
00C1 31 0CF0 2450	2S: ADDL3 R7, (R11), R11	; form the operand address	
05 0CF3 2451	BRW ACCESS_VALUE	; finish establishing the access	
0CF4 2452	RSB	Return if FPD set	
0CF4 2453	:		
0CF4 2454	:		
0CF4 2455	:		

Process a Word Displacement Mode Operand Specifier

6B 5B 50 AD	DO 0CF4 2456	WORD_DISP MODE:	entrance
02 FD AD	OC 0CF8 2457	MOVL REG PC(FP), R11	R11 = location of the displacement
06 12 0CFD 2458	PROBER MODE(FP), #2, (R11)	can we read the displacement	
5A 02 DO 0cff 2459	BNEQ 1S	; yes - skip	
OCFF 2460	MOVL #2, R10	; R10 = size of probe	

<pre> OE 54 01E6 30 0D02 2461 AD 02 C0 0D05 2462 1\$: BSBW READ FAULT AD 1B E0 0D09 2463 ADDL2 #2 REG PC(FP) SB 68 32 0D0E 2464 BBS #P\$LSV-FPD,PSL(FP),28 SB 57 CO 0D11 2465 CVTL (R11), R11 5B 14 AD42 31 0D14 2466 ADDL2 R7 R11 0098 05 0D19 2467 ADDL2 REG R0(FP)[R2],R11 0D1C 2468 BRW ACCESS_VALUE 0D1D 2469 RSB 0D1D 2470 0D1D 2471 0D1D 2472 WORD_DEF MODE: 0D1D 2473 MOVL REG PC(FP), R11 0D21 2474 PROBER MODE(FP),#2,(R11) 06 12 0D26 2475 BNEQ 1\$: 5A 02 0D28 2476 MOVL #2,R10 01BD 30 0D2B 2477 BSBW READ FAULT 50 02 CO 0D2F 2478 1\$: ADDL2 #2 REG PC(FP) 1C 54 AD 1B E0 0D32 2479 BBS #P\$LSV-FPD,PSL(FP),38 SB 68 32 0D37 2480 CVTL (R11), R11 5B 14 AD42 CO 0D3A 2481 ADDL2 REG R0(FP)[R2],R11 68 04 FD AD 0C 0D3F 2482 PROBER MODE(FP),#4,(R11) 06 12 0D44 2483 BNEQ 28 5A 04 0D46 2484 MOVL #4,R10 019F 30 0D49 2485 BSBW READ FAULT 5B 6B 57 C1 0D4C 2486 2\$: ADDL3 R7,(R11),R11 0061 31 0D50 2487 BRW ACCESS_VALUE 05 0D53 2488 RSB 0D54 2489 0D54 2490 0D54 2491 0D54 2492 LONG_DISP MODE: 0D54 2493 MOVL REG PC(FP), R11 0D58 2494 PROBER MODE(FP),#4,(R11) 06 12 0D5D 2495 BNEQ 1\$: 5A 04 0D62 2496 MOVL #4,R10 0186 30 0D65 2497 BSBW READ FAULT 50 04 CO 0D65 2498 1\$: ADDL2 #4 REG PC(FP) 0E 54 AD 1B E0 0D69 2499 BBS #P\$LSV-FPD,PSL(FP),28 SB 68 0D6E 2500 MOVL (R11), R11 5B 57 CO 0D71 2501 ADDL2 R7,R11 5B 14 AD42 CO 0D74 2502 ADDL2 REG R0(FP)[R2],R11 0038 31 0D79 2503 BRW ACCESS_VALUE 05 0D7C 2504 2\$: RSB 0D7D 2505 0D7D 2506 0D7D 2507 0D7D 2508 LONG_DEF MODE: 0D7D 2509 MOVL REG PC(FP), R11 0D81 2510 PROBER MODE(FP),#4,(R11) 06 12 0D86 2511 BNEQ 1\$: 5A 04 0D88 2512 MOVL #4,R10 015D 30 0D8B 2513 BSBW READ FAULT 50 04 CO 0D8E 2514 1\$: ADDL2 #4 REG PC(FP) 1C 54 AD 1B E0 0D92 2515 BBS #P\$LSV-FPD,PSL(FP),38 SB 68 0D97 2516 MOVL (R11), R11 5B 14 AD42 CO 0D9A 2517 ADDL2 REG R0(FP)[R2],R11 </pre>	<p>Process a Word Displacement Deferred Mode Operand Specifier</p> <p>Process a Long Displacement Mode Operand Specifier</p> <p>Process a Long Displacement Deferred Mode Operand Specifier</p>	<pre> ; process the access violation ; increment PC ; skip if FPD set ; R11 = displacement value ; add the index to the displacement ; add the register to the result ; finish establishing the access ; Return if FPD set ; entrance ; R11 = location of the displacement ; can we read the displacement ? ; yes - skip ; R10 = size of probe ; process the access violation ; increment PC ; skip if FPD set ; R11 = displacement value ; add the register to the displacement ; can we read longword it addresses ? ; yes - skip ; R10 = size of probe ; process the access violation ; form the operand address ; finish establishing the access ; Return if FPD set ; entrance ; R11 = location of the displacement ; can we read the displacement ? ; yes - skip ; R10 = size of probe ; process the access violation ; increment PC ; skip if FPD set ; R11 = displacement value ; add the index to the displacement ; add the register to the address ; finish establishing the access ; Return if FPD set ; entrance ; R11 = location of the displacement ; can we read the displacement ? ; yes - skip ; R10 = size of probe ; process the access violation ; increment PC ; skip if FPD set ; R11 = displacement value ; add the register to the displacement ; add the register to the displacement </pre>
--	---	---

6B 04 FD AD 0C 0D9F 2518 PROBER MODE(FP),#4,(R11) ; can we read longword if addresses ?
 5A 04 06 12 0DA4 2519 BNEQ 2S ; yes - skip
 5A 04 00 00 0DA6 2520 MOVL #4,R10 ; R10 = size of probe
 5B 6B 013F 30 0DA9 2521 BSBW READ FAULT ; process the access violation
 5B 6B 57 C1 0DAC 2522 2S: ADDL3 R7(R11),R11 ; form the operand address
 5B 6B 0001 31 0DB0 2523 BRW ACCESS_VALUE ; finish establishing the access
 5B 6B 05 05 0DB3 2524 RSB ; Return if FPD set
 5B 6B 00 00 0DB4 2525
 5B 6B 05 05 0DB4 2526
 5B 6B 00 00 0DB4 2527
 5B 6B 05 05 0DB4 2528 ACCESS_VALUE:
 04 01 58 CF 0016 0DB4 2529 CASEL R8,#1,#4 ; Set Up the Type of Access Requested
 04 01 58 000C 0DB8 2530 1S: .WORD READ_CHECK-1S ; entrance
 04 01 58 007B 0DBA 2531 .WORD MODIFY_CHECK-1S ; branch on the access type
 04 01 58 0008 0DBC 2532 .WORD WRITE_CHECK-1S ; 1 - read only access
 04 01 58 0008 0DBE 2533 .WORD 2S-1S ; 2 - modify access
 04 01 58 00 0DC0 2534 .WORD 2S-1S ; 3 - write only access
 04 01 58 00 0DC2 2535 HALT 2S-1S ; 4 - address access
 04 01 58 05 0DC3 2536 2S: RSB 2S-1S ; 5 - field access
 04 01 58 00 0DC4 2537
 04 01 58 05 0DC4 2538
 04 01 58 00 0DC4 2539
 04 01 58 FE78 CD45 6D 10 ODC4 2540 MODIFY_CHECK: ; 6 - branch access (shouldn't occur)
 04 01 58 5B 00 ODC4 2541 BSBW ; return with the operand address
 04 01 58 1F 11 ODC6 2542 MOVL
 04 01 58 FE78 CD45 6D 10 ODC6 2543 BRB
 04 01 58 FE78 CD45 5B D0 ODCE 2544
 04 01 58 6B 5A FD AD 0C ODCE 2545
 04 01 58 00 00 00FE 30 ODCE 2546
 04 01 58 FE78 CD45 5B D0 ODCE 2547 READ_CHECK:
 04 01 58 FE78 CD45 5B D4 ODD4 2548 MOVL R11,READ_ADDRS(FP)[R5] ; entrance
 04 01 58 6B 5A FD AD 0C ODD9 2549 CLRL WRITE_ADDRS(FP)[R5] ; Set read operand address
 04 01 58 00 00 00FE 30 ODED 2550 PROBER MODE(FP),R10,(R11) ; Indicate no write operand
 04 01 58 00 00 00FE 30 ODED 2551 BNEQ ROPRAND_CHECK ; can we read the operand ?
 04 01 58 00 00 00FE 30 ODED 2552 CMPCOND SSS_ACCVIO,COND_NAME(FP) ; yes - test for reserved operand
 04 01 58 00 00 00FE 30 ODED 2553 BNEQ 1S ; Is this an SSS_ACCVIO fault?
 04 01 58 00 00 00FE 30 ODED 2554 RSB Skip if not
 04 01 58 00 00 00FE 30 ODED 2555 1S: RSBW READ_FAULT ; Return
 04 01 58 00 00 00FE 30 ODED 2556 ROPRAND_CHECK: ; process the access violation
 04 01 58 00 00 00FE 30 ODED 2557 CMPCOND SSS_ROPRAND,COND_NAME(FP); Is exception SSS_ROPRAND?
 04 01 58 00 00 00FE 30 ODED 2558 BEQL 10\$; If so, skip operand check
 04 01 58 00 00 00FE 30 ODED 2559 CASEL R9,#1,#8 ; case on data type
 04 01 58 00 00 00FE 30 ODED 2560 1S: .WORD 10\$-1\$; 1 - byte
 04 01 58 00 00 00FE 30 ODED 2561 .WORD 10\$-1\$; 2 - word
 04 01 58 00 00 00FE 30 ODED 2562 .WORD 10\$-1\$; 3 - longword
 04 01 58 00 00 00FE 30 ODED 2563 .WORD 10\$-1\$; 4 - quadword
 04 01 58 00 00 00FE 30 ODED 2564 .WORD 10\$-1\$; 5 - octaword
 04 01 58 00 00 00FE 30 ODED 2565 .WORD 2S-1\$; 6 - F-floating
 04 01 58 00 00 00FE 30 ODED 2566 .WORD 2S-1\$; 7 - D-floating
 04 01 58 00 00 00FE 30 ODED 2567 .WORD 3S-1\$; 8 - G-floating
 04 01 58 00 00 00FE 30 ODED 2568 .WORD 4S-1\$; 9 - H-floating
 00000100 8F 6B 09 07 ED 0E10 2569 2S: CMPZV #7,#9,(R11),#^X100 F or D reserved operand?
 00000100 8F 6B 09 15 ED 0E19 2570 BEQL 11\$ If so, SSS_ROPRAND
 00000800 8F 6B 0C 04 ED 0E1C 2571 RSB Else return
 00000800 8F 6B 09 05 ED 0E1B 2572 3S: CMPZV #4,#12,(R11),#^X800 G reserved operand?
 00000800 8F 6B 09 13 ED 0E25 2573 BEQL 11\$ If so, SSS_ROPRAND
 00000800 8F 6B 09 05 ED 0E27 2574 RSB Else return

			OEB1	2632
			OEB1	2633
			OEB1	2634
			OEB1	2635
			OEB1	2636
			BRANCH_LONG:	
6B	04	50 AD	DO	OEB1 2637
		FD AD	OC	OEB5 2638
		06	12	OEB8A 2639
	5A	04	DO	OEB8C 2640
		0029	30	OEBF 2641
	5B	6B	DO	OEC2 2642
50	AD	04	CO	OEC5 2643
5B	50	AD	CO	OEC9 2644
FE78	CD45	SB	DO	OEC0 2645
			05	OED3 2646
				OED4 2647
				OED4 2648
				OED4 2649
				OED4 2650
				OED4 2651
				OED4 2652
				OED4 2653
				OED4 2654
				OED4 2655
				OED4 2656
				OED4 2657
				OED4 2658
				OED4 2659
				OED4 2660
				OED4 2661
				OED4 2662
				OED4 2663
				OED4 2664
			LOCAL_TEST:	
53	58 AD	9E	OED4	2665
53	5B	D1	OED8	2666
	0D	1E	OEDB	2667
53	5B	5A	C1	OEDD 2668
	5E	53	D1	OEE1 2669
		04	1B	OEE4 2670
5B	58 AD	9E	OEE6	2671
		05	OEEA	2672
			OEEB	2673
				IS: 2674

Process a Longword Branch Displacement Operand

MOVL REG PC(FP), R11 ; entrance
 PROBER MODE(FP), #4, (R11) ; R11 = location of the displacement
 BNEQ 1S ; can we read the displacement ?
 yes - skip
 MOVL #4, R10 ; R10 = size of probe
 BSBW READ FAULT ; process the access violation
 MOVL (R11), R11 ; R11 = branch displacement
 ADDL2 #4, REG PC(FP) ; increment PC
 ADDL2 REG PC(FP), R11 ; compute the branch destination
 MOVL R11, READ_ADDRS(FP)[R5] ; Store branch address
 RSB ; return

Test for a Write into Local Storage

entered by subroutine branching

parameters: R10 = Number of Bytes to be Written
R11 = Destination Address

returns with R11 = Corrected Destination Address

Discussion

This routine checks the write operation described by the parameters in R10 and R11 for a write into the Emulator's working storage. If such a write is about to take place, R11 is changed to an address where the write will not do any harm.

MOVAB LOCAL_END(FP), R3 ; entrance
 CMPL R11, R3 ; R3 = byte following local storage
 BGEQU 1S ; is the write above the frame ?
 ADDL3 R10, R11, R3 ; yes - bypass
 CMPL R3, SP ; R3 = byte following operand
 BLEQU 1S ; is it above the stack pointer ?
 MOVAB TEMP(FP), R11 ; no - operand is not in local storage
 RSB ; redirect the write to TEMP
 ; return with the operand address

OEEB 2676
OEEB 2677
OEEB 2678
OEEB 2679
OEEB 2680
OEEB 2681
OEEB 2682
OEEB 2683
OEEB 2684
OEEB 2685
OEEB 2686
OEEB 2687
OEEB 2688
OEEB 2689
OEEB 2690
OEEB 2691
OEEB 2692
OEEB 2693
OEEB 2694
OEEB 2695
OEEB 2696
OEEB 2697
OEEB 2698
OEEB 2699
OEEB 2700
OEEB 2701
OEEB 2702
OEEB 2703
OEEB 2704
OEEB 2705
OEEB 2706
OEEB 2707
OEEB 2708
OEEB 2709
OEEB 2710
OEEB 2711
OEEB 2712
OEEB 2713
OEEB 2714
OEEB 2715
OEEB 2716

* Exception Processing Routines *
*****Introduction

For each of the exceptions recognized, there is a routine which is branched to (except for access violations in which a subroutine branch is used instead) as soon as the condition is detected. This routine pushes a shortened version of the signal array onto the stack and branches to SIGNAL_START which builds the signal and mechanism arrays in the proper place in memory and enters the signal dispatcher to search for handlers to process the condition. If the exception was a fault, the routine FAULT_RESET is called to restore the registers to their values when the instruction was started.

Access Violations

The routines READFAULT and WRITEFAULT are called by subroutine branching when memory probes of read and write access fail during instruction emulation. The register R11 is assumed to contain the location of the area being probed and the register R10 is assumed to contain its length. The routine tries to produce the fault under controlled conditions and returns if it can not produce the fault. If it can produce the fault the fault is signaled with the reason mask being the reason mask from the attempt to produce the fault and with the violation address as the address of the first byte of the area for which the access violation occurs.

OEEB 2718 ;
 OEEB 2719 ;
 OEEB 2720 ;
 OEEB 2721 ;
 OEEF 2722 ;
 OEEB 2723 ;
 OEEB 2724 ;
 OEEB 2725 ;
 OEEB 2726 ;
 OEEB 2727 ;
 OEEB 2728 ;
 OEEF 2729 ;
 OEF0 2730 ;
 OEF7 2731 ;
 OEF5 2732 ;
 OEF0 2733 ;
 OF00 2734 ;
 OF0A 2735 ;
 OF0E 2736 ;
 OF11 2737 ;
 OF14 2738 ;
 OF18 2739 ;
 OF1A 2740 ;
 OF1C 2741 ;
 OF1E 2742 ;
 OF20 2743 ;
 OF23 2744 ;
 OF25 2745 ;
 OF26 2746 ;
 OF26 2747 ;
 OF26 2748 ;
 OF26 2749 ;
 OF26 2750 ;
 OF26 2751 ;
 OF26 2752 ;
 OF26 2753 ;
 OF26 2754 ;
 OF26 2755 ;
 OF28 2756 ;
 OF2C 2757 ;
 OF2E 2758 ;
 OF31 2759 ;
 OF32 2760 ;
 OF32 2761 ;
 OF32 2762 ;
 OF32 2763 ;
 OF32 2764 ;
 OF32 2765 ;
 OF32 2766 ;
 OF32 2767 ;
 OF32 2768 ;
 OF32 2769 ;
 OF34 2770 ;
 OF38 2771 ;
 OF3B 2772 ;
 OF3D 2773 ;
 OF43 2774 ;

07 BB 0EEB 2727 ;
 52 SB DO 0EEB 2728 ;
 13 OC 0EF0 2729 ;
 13 OEF5 2730 ;
 0A 12 OEF7 2731 ;
 12 50 AA 0F00 2732 ;
 52 01FF 8F AA 0F05 2733 ;
 26 AF 00 FB 0FOA 2734 ;
 12 50 E8 0F0E 2735 ;
 012B 30 OF11 2736 ;
 5E F8 AD 9E 0F14 2737 ;
 52 DD OF18 2738 ;
 51 DD OF1A 2739 ;
 0C DD OF1C 2740 ;
 03 DD OF1E 2741 ;
 014C 31 OF20 2742 ;
 07 BA OF23 2743 ;
 05 OF25 2744 ;
 OF26 2745 ;
 OF26 2746 ;
 OF26 2747 ;
 OF26 2748 ;
 OF26 2749 ;
 OF26 2750 ;
 OF26 2751 ;
 OF26 2752 ;
 OF26 2753 ;
 OF26 2754 ;
 OF26 2755 ;
 OF28 2756 ;
 OF2C 2757 ;
 OF2E 2758 ;
 OF31 2759 ;
 OF32 2760 ;
 OF32 2761 ;
 OF32 2762 ;
 OF32 2763 ;
 OF32 2764 ;
 OF32 2765 ;
 OF32 2766 ;
 OF32 2767 ;
 OF32 2768 ;
 OF32 2769 ;
 OF34 2770 ;
 OF38 2771 ;
 19 12 OF3B 2772 ;
 11 12 OF3D 2773 ;
 11 12 OF43 2774 ;

07 BB 0EEB 2727 ;
 52 SB DO 0EEB 2728 ;
 13 OC 0EF0 2729 ;
 13 OEF5 2730 ;
 0A 12 OEF7 2731 ;
 12 50 AA 0F00 2732 ;
 52 01FF 8F AA 0F05 2733 ;
 26 AF 00 FB 0FOA 2734 ;
 12 50 E8 0F0E 2735 ;
 012B 30 OF11 2736 ;
 5E F8 AD 9E 0F14 2737 ;
 52 DD OF18 2738 ;
 51 DD OF1A 2739 ;
 0C DD OF1C 2740 ;
 03 DD OF1E 2741 ;
 014C 31 OF20 2742 ;
 07 BA OF23 2743 ;
 05 OF25 2744 ;
 OF26 2745 ;
 OF26 2746 ;
 OF26 2747 ;
 OF26 2748 ;
 OF26 2749 ;
 OF26 2750 ;
 OF26 2751 ;
 OF26 2752 ;
 OF26 2753 ;
 OF26 2754 ;
 OF26 2755 ;
 OF28 2756 ;
 OF2C 2757 ;
 OF2E 2758 ;
 OF31 2759 ;
 OF32 2760 ;
 OF32 2761 ;
 OF32 2762 ;
 OF32 2763 ;
 OF32 2764 ;
 OF32 2765 ;
 OF32 2766 ;
 OF32 2767 ;
 OF32 2768 ;
 OF32 2769 ;
 OF34 2770 ;
 OF38 2771 ;
 OF3B 2772 ;
 OF3D 2773 ;
 OF43 2774 ;

READFAULT:

- PUSHR #^M<R0,R1,R2>
- MOVL R11, R2
- PROBER MODE(FP), #1, (R2)
- BEQL 1\$
- PROBER MODE(FP), #1, -1(R2)[R10]
- BNEQ 1\$
- MOVAB -1(R2)[R10], R0
- BICW2 #511, R2
- CALLS #0, B^READ_REASON
- BLBS R0, 2\$
- BSBW FAULT_RESET
- MOVAB SHORT_LOCAL(FP), SP
- PUSHL R2
- PUSHL R1
- PUSHL #SSS_ACCVIO
- PUSHL #3
- BRW SIGNAL_START
- POPR #^M<R0,R1,R2>
- RSB

READ_REASON:

- WORD 0
- MOVAB B^REASON_HANDLER, (FP)
- TSTB (R2)
- MOVL #1, R0
- RET

REASON_HANDLER:

- WORD 0
- MOVQ 4(AP), R0
- TSTL 8(R1)
- BNEQ 1\$
- CMPCOND SSS_ACCVIO, 4(R0)
- BNEQ 1\$

READ_FAULT - Process a Read Access Violation Fault
entered by subroutine branching

parameters: R10 = Size of Area being Read
R11 = Location of Area being Read

: entrance
: save R0,R1,R2
: R2 = probed address
: is the first byte readable ?
: no - bypass
: is the last byte readable ?
yes - bypass
: R2 = address of last byte
: compute address of first bad byte
: get the reason mask
: the read went all right - bypass
: reinitialize registers and clear TP
: shorten the frame
: push the bad address
: push the reason mask
: push the condition code
: push the number of arguments
: signal the condition
: restore R0,R1,R2
: get back

READ_REASON - Get the Reason Mask for a Read Access Violation

parameter: R2 = Address for which Probe Failed

returns with R0 = Status of Access Attempt
R1 = Reason Mask if Unsuccessful

: entrance
: entry mask
: set up the condition handler
: touch the location
: indicate a successful read
: return

REASON_HANDLER - Condition Handler for Reason Routines

parameters: P1 = Signal Array Location
P2 = Mechanism Array Location

returns with R0 = Condition Response

: entrance
: entry mask
: R0 and R1 = location of arrays
: condition from establisher frame ?
: no - bypass
: access violation condition ?
: no - bypass

LIBSDECODE_FAULT
1-009

- Decode instruction stream
Operand Decoding Routines

M 12

15-SEP-1984 23:55:56 VAX/VMS Macro V04-00
6-SEP-1984 11:05:20 [LIBRTL.SRC]LIBDECODF.MAR;1 Page 56
(15)

10 A1 0C A1	D4 0F45 2775	CLRL 12(R1)	: return zero status in R0
00000000'GF 50	08 A0 7E 02	MOV _L 8(R0),16(R1)	: return the reason mask in R1
0918 8F	D0 0F48 2776	CLRA -(SP)	: default PC and level for unwind
	7C 0F4D 2777	CALLS #2 G^SYSSUNWIND	: unwind the reason routine frame
	FB 0F4F 2778	CVTWL #\$\$\$_RESIGNAL,RO	: specify condition not handled
	32 0F56 2779	RET :	: return
	04 0F5B 2780		
	0F5C 2781		

WRITE_FAULT - Process a Write Access Violation fault
entered by subroutine branching

parameters: R10 = Size of Area being Written
R11 = Location of Area being Written

R10 = Size of Area being Written
R11 = Location of Area being Written

```
entrance
save R0,R1,R2
R2 = probed address
is the first byte writeable ?
no - bypass
is the last byte writeable ?
yes - bypass
R2 = address of last byte
compute address of first bad byte
get the reason mask
the write went all right - bypass
reinitialize registers and clear TP
shorten the frame
push the bad address
push the reason mask
push the condition code
push the number of arguments
signal the condition
restore R0,R1,R2
get back
```

WRITE_REASON - Get the Reason Mask for Write Access Violation

parameter: R2 = Address for which Probe Failed

returns with R0 = Status of Access Attempt
 R1 = Reason Mask if Unsuccessful

```
; entrance  
; entry mask  
; set up the condition handler  
; try to change the location  
; indicate a successful write  
; return
```

			OFA4 2827	:	OPCODE_FAULT - Process an Opcode Reserved to Digital Fault
			OFA4 2828	:	entered by branching
			OFA4 2829	:	
			OFA4 2830	:	
			OFA4 2831	:	
			OFA4 2832	:	
			OFA4 2833	:	
			OFA4 2834 OPCODE_FAULT:	:	
7E 5E	0098 F8 AD 043C 8F 01 00BA	30 9E 3C DD 31	OFA4 2835 BSBW FAULT_RESET ; entrance	:	reinitialize registers and clear TP
			OFA4 2836 MOVAB SHORT_LOCAL(FP),SP ; shorten the frame	:	
			OFA4 2837 MOVZWL #SSS_OPCODE,-(SP) ; push the condition code	:	
			OFA4 2838 PUSHL #1 ; push the number of arguments	:	
			OFA4 2839 BRW SIGNAL_START ; signal the condition	:	
			OFB5 2840	:	ADDRESS_FAULT - Process an Invalid Addressing Mode Fault
			OFB5 2841	:	entered by branching
			OFB5 2842	:	
			OFB5 2843	:	
			OFB5 2844	:	
			OFB5 2845	:	
			OFB5 2846	:	
			OFB5 2847 ADDRESS_FAULT:	:	
7E 5E	0087 F8 AD 044C 8F 01 00A9	30 9E 3C DD 31	OFB5 2848 BSBW FAULT_RESET ; entrance	:	reinitialize registers and clear TP
			OFB5 2849 MOVAB SHORT_LOCAL(FP),SP ; shorten the frame	:	
			OFB5 2850 MOVZWL #SSS_RADDRMOD,-(SP) ; push the condition code	:	
			OFC1 2851 PUSHL #1 ; push the number of arguments	:	
			OFC3 2852 BRW SIGNAL_START ; signal the condition	:	
			OFC6 2853	:	OPERAND_FAULT - Processed a Reserved Operand Fault
			OFC6 2854	:	entered by branching
			OFC6 2855	:	
			OFC6 2856	:	
			OFC6 2857	:	
			OFC6 2858	:	
			OFC6 2859	:	
			OFC6 2860 OPERAND_FAULT:	:	
7E 5E	0076 F8 AD 0454 8F 01 0098	30 9E 3C DD 31	OFC6 2861 BSBW FAULT_RESET ; entrance	:	reinitialize registers and clear TP
			OFC6 2862 MOVAB SHORT_LOCAL(FP),SP ; shorten the frame	:	
			OFC6 2863 MOVZWL #SSS_ROPRAND,-(SP) ; push the condition code	:	
			OFCD 2864 PUSHL #1 ; push the number of arguments	:	
			OFD2 2865 BRW SIGNAL_START ; signal the condition	:	

	OFD7	2867		
	OFD7	2868		
	OFD7	2869		
	OFD7	2870		
	OFD7	2871		
	OFD7	2872		
	OFD7	2873		
	OFD7	2874		
	OFD7	2875		
	OFD7	2876		
	OFD7	2877		
	OFD7	2878		
	OFD7	2879		
	OFD7	2880		
	OFD7	2881		
	OFD7	2882		
	OFD7	2883		
	OFD7	2884		
	OFD7	2885	RESIGNAL:	
5E	FDDC	66	10	OFD7 2886
		CD	DO	OFD9 2887
6E	02	02	C2	OFDE 2888
FC	AD	02	88	0FE1 2889
		0087	31	0FES 2890

RESIGNAL - Resignal original exception
entered by branching
no parameters

This routine is branched to when the user's action routine returns to us with a failure status, indicating the desire to resignal the original exception. First we call FAULT_RESET to undo any register modifications caused by operand processing. Note that we assume that the user has NOT modified any register or the PSL before requesting a resignal. We then reset our SP to point to the original signal array (it's probably already there anyway) and decrement the parameter count by 2, as needed by SIGNAL_START. We then branch to SIGNAL_START.

FAULT RESET
SAVE SIGARGS(FP),SP
#2,(SP)
#M RESIGNAL,FLAGS(FP)
SIGNAL_START

: Undo register modifications
: Point SP to signal args
: Adjust argument count.
: Indicate a resignal
: Do the signal

0FE8 2892 :
 0FE8 2893 :
 0FE8 2894 :
 0FE8 2895 :
 0FE8 2896 :
 0FE8 2897 :
 0FE8 2898 :
 0FE8 2899 :
 0FE8 2900 :
 00000004 0FE8 2901 :
 0FE8 2902 :
 0FE8 2903 :
 0FE8 2904 :
 0FE8 2905 :
 0FE8 2906 :
 0FE8 2907 :
 0FE8 2908 :
 0FE8 2909 :
 0FE8 2910 :
 0FE8 2911 :
 0FE8 2912 :
 0FE8 2913 :
 0FE8 2914 :
 00000008 0FE8 2915 :
 0FE8 2916 :
 0FE8 2917 :
 0FE8 2918 :
 0FE8 2919 :
 0FE8 2920 :
 0FE8 2921 :
 0000000C 0FE8 2922 :
 0FE8 2923 :
 0FE8 2924 :
 0FE8 2925 :
 0FE8 2926 :
 0FE8 2927 :
 0FE8 2928 :
 0FE8 2929 :
 0FE8 2930 :
 0FE8 2931 :
 0FE8 2932 :
 0FE8 2933 :
 0FE8 2934 :
 0FE8 2935 :
 0FE8 2936 :
 0FE8 2937 :
 0FE8 2938 :
 0FE8 2939 :
 0FE8 2940 :
 0FE8 2941 :
 0FE8 2942 :
 0FE8 2943 :
 0FE8 2944 :
 0FE8 2945 :
 0FE8 2946 :
 0FE8 2947 :
 0FE8 2948 USER_SIGNAL:

USER_SIGNAL - Signal user-supplied exception

Calling sequence:

CALL USER_SIGNAL (fault_flag.rl.r, context.rl.r,
signal_args.rl.ra)

Parameters:

fault_flag = 4 : The address of a longword whose low bit, if set, indicates that this exception is to be signalled as a fault. If the low bit is clear, the exception is to be signalled as a trap.

context = 8 : If a fault, all register modifications which resulted from operand processing are rolled back. If a trap, the current contents of the registers are used. The current state of the PSL is used in either case.

signal_args = 12 : The longword passed to the user action routine as the signal routine's context. This longword contains the FP of the appropriate invocation of LIBSDECODE_FAULT.

This routine is called from the user action routine when it wishes to signal an exception. The address of this routine's entry mask was passed to the user action routine as an argument.

USER_SIGNAL unwinds the stack frames back to the frame of the associated invocation of LIBSDECODE_FAULT, whose FP was specified as "context". This unwinding is not a full unwind, but only calls associated handlers with the SS\$_UNWIND condition.

The user-specified signal args are then pushed on the stack and control branches to SIGNAL_START. Depending on whether the "fault_flag" parameter is set, FAULT_RESET may or may not be called.

53 08 AC 001C 0FE8 2949 .WORD "M<R2,R3,R4>
 54 04 BC DD 0FEA 2950 MOVL context(AP),R3
 50 OC AC DD 0FEE 2951 MOVL fault_flag(AP),R4
 50 51 60 DD OFF2 2952 MOVL signal_args(AP),R0
 50 04 A041 DE OFF9 2953 MOVL (R0),RT
 70 FB 51 F4 1000 2954 MOVAL 4(R0)[R1],R0
 1000 2955 1S: PUSHL -(R0)
 1000 2956 SOBGEQ R1,1S
 1000 2957 : Get context FP value
 1000 2958 : Get fault indicator
 1000 2959 : Get address of signal args
 1000 2960 : Get argument count
 1000 2961 : Position R0 past signal args
 1000 2962 : Push a signal argument
 1000 2963 : Loop till all pushed
 1000 2964 :+ Call handlers between our caller's frame and "context" frame with SSS_UNWIND
 1000 2965 :-

52 0C AD DD 1003 2961 MOVL SFSL_SAVE_FP(FP),R2
 62 D5 1007 2962 2S: TSTL (R2)
 21 13 1009 2963 BEQL 3S
 7E 7C 100B 2964 CLRQ -(SP)
 7E D4 100D 2965 CLRL -(SP)
 52 DD 100F 2966 PUSHL R2
 04 DD 1011 2967 PUSHL #4
 7E 0920 8F 3C 1013 2968 MOVZWL #SSS_UNWIND,-(SP)
 01 DD 1018 2969 PUSHL #1
 08 AE 9F 101A 2970 PUSHAB 8(SP)
 04 AE 9F 101D 2971 PUSHAB 4(SP)
 51 62 DD 1020 2972 MOVL (R2),R1
 00000000 GF 16 1023 2973 JSB G\$SYSCALL_HANDL
 5E 24 C0 1029 2974 ADDL2 #36,SP
 52 0C A2 DD 102C 2975 3S: MOVL SFSL_SAVE_FP(R2),R2
 53 52 D1 1030 2976 CMPL R2,R3
 D2 12 1033 2977 BNEQ 2S
 1035 2978 : Is this our frame?
 1035 2979 :+ Loop if not
 1035 2980 : R2 now has the desired FP. Switch frames. SP is pointing to the signal
 1035 2981 : args.
 1035 2982 :-

5D 02 52 DD 1035 2984 MOVL R2,FP
 54 E9 1038 2985 BLBC R4,4S
 02 10 103B 2986 BSBB FAULT_RESET
 30 11 103D 2987 4S: BRB SIGNAL_START
 103F 2988 : Switch frames
 : Skip if not fault
 : Roll back register modifications
 : Go do the signal

20	54	AD	1B	E0	103F	2990
50	BB	AD	9E	1044	2991	
51	14	AD	9E	1048	2992	
	81	80	7D	104C	2993	
	81	80	7D	104F	2994	
	81	80	7D	1052	2995	
	81	80	7D	1055	2996	
	81	80	7D	1058	2997	
	81	80	7D	105B	2998	
	81	80	7D	105E	2999	
50	AD	F4	AD	00	1061	
00	54	AD	1E	E5	1064	
	05	1069	3016	106E	3017	
	106F	3018				

FAULT_RESET:

```

BBS #PSL$V_FPD,PSL(FP),1$      ; entrance
MOVAB ORIG R0(FP),R0             ; skip if FPD set
REG R0(FP),R1                   ; Address of original R0
MOVQ (R0)+,(R1)+                ; Address of place to restore R0
MOVQ (R0)+,(R1)+                ; Restore R0-R1
MOVQ (R0)+,(R1)+                ; Restore R2-R3
MOVQ (R0)+,(R1)+                ; Restore R4-R5
MOVQ (R0)+,(R1)+                ; Restore R6-R7
MOVQ (R0)+,(R1)+                ; Restore R8-R9
MOVQ (R0)+,(R1)+                ; Restore R10-R11
MOVL (R0)+,(R1)+                ; Restore AP-FP
MOVL ORIG PC(FP),REG PC(FP)    ; Restore SP
#PSL$V_TP,PSL(FP),2$           ; Restore PC
RSB :                           ; clear the trace pending bit
:                                ; return

```

FAULT_RESET - Perform Reinitialization Operations for a Fault
entered by subroutine branching
no parameters

Discussion

This routine restores the original register contents
for a fault.

	106F	3020					
	106F	3021					
	106F	3022					
	106F	3023					
	106F	3024					
	106F	3025					
	106F	3026					
	106F	3027					
	106F	3028					
	106F	3029					
	106F	3030					
	106F	3031					
	106F	3032					
	106F	3033					
	106F	3034					
	106F	3035					
	106F	3036					
	106F	3037					
	106F	3038					
	106F	3039					
	106F	3040					
	106F	3041					
	106F	3042					
	106F	3043					
	106F	3044					
	106F	3045					
	106F	3046					
	106F	3047					
	106F	3048					
	106F	3049					
	106F	3050					
	106F	3051					
	106F	3052					
	106F	3053	SIGNAL_START:				
58	57	8E	D0	106F	3054	MOVL (SP)+,R7	: entrance
50	58	02	78	1072	3055	ASHL #2	R7 = number of signal parameters
		34	C1	1076	3056	R7,R8	R8 = size of the signal parameters
		F31B	30	107A	3057	ADDL3 #52	R0 = size of signal information
56	4C	AD	D0	107D	3058	BSBW TEST FRAME	make sure we have room for it
76	50	AD	7D	1081	3059	MOVL REG SP(FP),R6	R6 = user's stack pointer
						REG PC(FP),-(R6)	push the PC, PSL pair
66	56	58	C2	1085	3060	MOVQ SUBL2 R8,R6	make room for the signal parameters
76	6E	58	28	1088	3061	MOVC3 R8,(SP),(R6)	push the signal parameters
	57	02	C1	108C	3062	ADDL3 #2,R7,-(R6)	push the signal array length
76	76	01	D0	1090	3063	MOVL #1,-(R6)	push code for SIGNAL (vs. STOP)
76	14	AD	7D	1093	3064	MOVQ REG R0(FP),-(R6)	push user's R0 and R1
05	FC	AD	01	E0	3065	BBS #V RESIGNAL,FLAGS(FP),1\$: Is this a resignal?
			76	03	CE	MNEGL #3,-(R6)	No, push -3 (depth number)
				04	11	BRB 2\$	skip
				04	109F	MOVL SAVE DEPTH(FP),-(R6)	Resignal, use saved handler depth
76	F8	AD	D0	10A1	3068	REG FP(FP),-(R6)	push the user's FP
76	48	AD	D0	10A5	3069	1\$: MOVL #4,-(R6)	push the mechanism array length
					2\$: MOVL R6,-(R6)	push the mechanism array location	
76	76	04	D0	10A9	3070	MOVL 28(R6),-(R6)	push the signal array location
					MOVL #2,-(R6)	push the handler parameter count	
76	76	56	D0	10AC	3071	MOVQ REG AP(FP),SAVE AP(FP)	put the user's PC, PSL pair back
						B\$IGNAL,SAVE PC(FP)	store the return point
76	1C	A6	9E	10AF	3072	MOVAB FRAME_END+4(FP),R0	R0 = location of end of frame
08	AD	44	AD	7D	10B3		:
10	AD	DC	AF	9E	10B6		:
	50	48	AD	9E	10BB		:
				10C0	3075		:
					3076		:

SIGNAL_START - Build the Parameter Blocks for SIGNAL

entered by branching

parameters: (SP) = Truncated Signal Array Size (M)
4(SP) = Condition Code
8(SP) = First Signal Argument

:

:

4+<M-1>(SP) = Last Signal Argument

Discussion

This routine builds the signal and mechanism arrays for a condition generated by LIB\$DECODE_FAULT. It is entered with the signal array for the condition except for the PC and PSL pair pushed onto the stack (with the pushed array length correspondingly shortened). The signal array, mechanism array, and the handler parameter block are then constructed on the user's emulated stack. The routine then removes LIB\$DECODE_FAULT's frame from the stack and enters the signal dispatching loop at SIGNAL.

- Notes: 1. The precise format of the information pushed onto the user's stack is given in the description of SIGNAL below.
2. The method of getting out of LIB\$DECODE_FAULT used in this routine is essentially the same as that used in NORMAL_EXIT.

LIBSDECODE_FAULT
1-009

- Decode instruction stream
Operand Decoding Routines

H 13

15-SEP-1984 23:55:56 VAX/VMS Macro V04-00
6-SEP-1984 11:05:20 [LIBRTL.SRC]LIBDECODF.MAR;1 Page 64
(21)

51	56	50	C2	10C4	3077	
06 AD	02	00	EF	10C7	3078	
FC A0	56	FE 8F	F0	10CC	3079	
			50	C0	10D2	3080
			51	78	10D5	3081
			04	10DB	3082	
				10DC	3083	

SUBL2 R0,R6 ; R6 = distance of user SP from ft
EXTZV #0,#2,R6,R1 ; R1 = stack alignment
INSV R1,#MASK_ALIGN,#2,SAVE_MASK(FP) ; store it into the frame
ADDL2 R1,RO ; compute the parameter area location
ASHL #2,R6,-4(RO) ; store the parameter count
RET : return (to SIGNAL)
:
:

```

10DC 3085
10DC 3086
10DC 3087
10DC 3088
10DC 3089
10DC 3090
10DC 3091
10DC 3092
10DC 3093
10DC 3094
10DC 3095
10DC 3096
10DC 3097
10DC 3098
10DC 3099
10DC 3100
10DC 3101
10DC 3102
10DC 3103
10DC 3104
10DC 3105
10DC 3106
10DC 3107
10DC 3108
10DC 3109
10DC 3110
10DC 3111
10DC 3112
10DC 3113
10DC 3114
10DC 3115
10DC 3116
10DC 3117
10DC 3118
10DC 3119
10DC 3120
10DC 3121
10DC 3122
10DC 3123
10DC 3124
10DC 3125
10DC 3126
10DC 3127
10DC 3128
10DC 3129
10DC 3130
10DC 3131
10DC 3132
10DC 3133
10DC 3134
10DC 3135
10DC 3136
10E2 3137
10E2 3138

```

SIGNAL:

```

JMP    G^SYS$SRCHANDLER
.END

```

SIGNAL - Signal the Condition
entered by branching
parameters: (Described in Note 3)

Discussion

Following is a description of the information which is assumed to be pushed onto the stack when the routine SIGNAL is entered. The values are all longwords.

Handler Parameter Block:

(SP)	2 (handler parameter block length)
4(SP)	signal array location
8(SP)	mechanism array location

Mechanism Array:

12(SP)	4 (mechanism array length)
16(SP)	user's FP (establisher frame)
20(SP)	-3 (establisher depth)
24(SP)	user's R0
28(SP)	user's R1

Information Not Part of any Array:

32(SP) 1 (code for SIGNAL)

Signal Array:

36(SP)	signal array length M
40(SP)	condition code
44(SP)	first signal argument
.	
.	
<4*M>+28(SP)	last signal argument
<4*M>+32(SP)	user's PC
<4*M>+36(SP)	user's PSL

The user's stack pointer should coincide with the address $<4*M>+40(SP)$.

We now jump to the VMS entry point to look for a handler.

: End of module LIB\$DECODE_FAULT

PATRN_ADDH2
PATRN_ADDH3
PATRN_ADDL2
PATRN_ADDL3
PATRN_ADDP4
PATRN_ADDP6
PATRN_ADDW2
PATRN_ADDW3
PATRN_ADWC
PATRN_AOBLEQ
PATRN_AOBLSS
PATRN_ASHL
PATRN_ASHP
PATRN_ASHQ
PATRN_BBC
PATRN_BBCC
PATRN_BBCCI
PATRN_BBCS
PATRN_BBS
PATRN_BBSC
PATRN_BBSS
PATRN_BBSSI
PATRN_BEQL
PATRN_BGEQ
PATRN_BGEQU
PATRN_BGTR
PATRN_BGTRU
PATRN_BICB2
PATRN_BICB3
PATRN_BICL2
PATRN_BICL3
PATRN_BICPSW
PATRN_BICW2
PATRN_BICW3
PATRN_BISB2
PATRN_BISB3
PATRN_BISL2
PATRN_BISL3
PATRN_BISPSW
PATRN_BISW2
PATRN_BISW3
PATRN_BITB
PATRN_BITL
PATRN_BITW
PATRN_BLBC
PATRN_BLBS
PATRN_BLEQ
PATRN_BLEQU
PATRN_BLSS
PATRN_BLSSU
PATRN_BNEQ
PATRN_BPT
PATRN_BRB
PATRN_BRW
PATRN_BSBB
PATRN_BSBW
PATRN_BVC

00000A07 R 02
00000A0A R R
00000979 R R
0000097C R R
00000866 R R
0000086B R R
000008E4 R R
00000965 R R
00000979 R R
00000980 R R
00000980 R R
00000920 R R
000009BD R R
00000924 R R
00000995 R R
00000862 R R
00000862 R R
00000862 R R
00000862 R R
0000093C R R
0000093F R R
00000979 R R
0000097C R R
00000975 R R
000008E4 R R
00000965 R R
0000094A R R
00000987 R R
00000970 R R
00000999 R R
00000999 R R
00000862 R R
00000846 R R
00000862 R R
0000088E R R
00000862 R R
0000088E R R
00000862 R R

PATRN_BVS
PATRN_CALLG
PATRN_CALLS
PATRN_CASEB
PATRN_CASEL
PATRN_CASEW
PATRN_CHME
PATRN_CHMK
PATRN_CHMS
PATRN_CHMU
PATRN_CLRB
PATRN_CLRL
PATRN_CLRO
PATRN_CLRQ
PATRN_CLRW
PATRN_CMPB
PATRN_CMPC3
PATRN_CMPC5
PATRN_CMPD
PATRN_CMPF
PATRN_CMPG
PATRN_CMPH
PATRN_CMPL
PATRN_CMPP3
PATRN_CMPP4
PATRN_CMPV
PATRN_CMPW
PATRN_CMPZV
PATRN_CRC
PATRN_CVTBD
PATRN_CVTBF
PATRN_CVTBG
PATRN_CVTBH
PATRN_CVTBL
PATRN_CVTBW
PATRN_CVTDB
PATRN_CVTDF
PATRN_CVTDH
PATRN_CVTDL
PATRN_CVTDW
PATRN_CVTFB
PATRN_CVTFD
PATRN_CVTFG
PATRN_CVTFH
PATRN_CVTFL
PATRN_CVTFW
PATRN_CVTGB
PATRN_CVTGF
PATRN_CVTGH
PATRN_CVTGL
PATRN_CVTGW
PATRN_CVTHB
PATRN_CVTHD
PATRN_CVTHF
PATRN_CVTHG
PATRN_CVTHL
PATRN_CVTHW

00000862 R 02
000009CB R R
000009C8 R R
00000946 R R
00000983 R R
0000096C R R
00000975 R R
00000975 R R
0000094D R R
0000098A R R
00000A3A R R
00000932 R R
00000973 R R
0000094A R R
00000878 R R
00000881 R R
0000090E R R
000008D2 R R
000009F5 R R
00000A28 R R
00000987 R R
00000896 R R
00000866 R R
000009A1 R R
00000970 R R
000009A1 R R
00000853 R R
000008FD R R
000008C1 R R
000009E4 R R
00000A17 R R
00000953 R R
00000956 R R
000008F4 R R
0000091D R R
000009CE R R
000008FA R R
000008F7 R R
000008B8 R R
000008E1 R R
00000A47 R R
00000A44 R R
000008BE R R
000008BB R R
000009DB R R
000009D1 R R
00000A04 R R
000009E1 R R
000009DE R R
00000A0E R R
00000A4D R R
00000A4A R R
00000A37 R R
00000A14 R R
00000A11 R R

PATRN_CVTLB
PATRN_CVTLD
PATRN_CVTLF
PATRN_CVTLG
PATRN_CVTLH
PATRN_CVTLP
PATRN_CVTLW
PATRN_CVTPL
PATRN_CVTPS
PATRN_CVTPT
PATRN_CVTRDL
PATRN_CVTRFL
PATRN_CVTRGL
PATRN_CVTRHL
PATRN_CVTSP
PATRN_CVTTP
PATRN_CVTWB
PATRN_CVTWD
PATRN_CVTWF
PATRN_CVTWG
PATRN_CVTWH
PATRN_CVTWL
PATRN_DECB
PATRN_DECL
PATRN_DECW
PATRN_DIVB2
PATRN_DIVB3
PATRN_DIVD2
PATRN_DIVD3
PATRN_DIVF2
PATRN_DIVF3
PATRN_DIVG2
PATRN_DIVG3
PATRN_DIVH2
PATRN_DIVH3
PATRN_DIVL2
PATRN_DIVL3
PATRN_DIVP
PATRN_DIVW2
PATRN_DIVW3
PATRN_EDITPC
PATRN_EDIV
PATRN_EMODD
PATRN_EMODF
PATRN_EHODG
PATRN_EMODH
PATRN_EMUL
PATRN_EXTV
PATRN_EXTZV
PATRN_FFC
PATRN_FFS
PATRN_HALT
PATRN_INCB
PATRN_INCL
PATRN_INCW
PATRN_INDEX
PATRN_INSQHI

000009B7 R 02
00000903 R R 02
000008C7 R R 02
000009EA R R 02
00000A1D R R 02
000009C4 R R 02
000009BA R R 02
0000089A R R 02
00000847 R R 02
00000872 R R 02
000008FA R R 02
000008BE R R 02
000009E1 R R 02
00000A14 R R 02
00000847 R R 02
00000872 R R 02
00000893 R R 02
00000900 R R 02
000008C4 R R 02
000009E7 R R 02
00000A1A R R 02
00000890 R R 02
00000951 R R 02
0000098E R R 02
00000977 R R 02
0000093C R R 02
0000093F R R 02
000008ED R R 02
000008F0 R R 02
000008B1 R R 02
000008B4 R R 02
000009D4 R R 02
000009D7 R R 02
00000A07 R R 02
00000A0A R R 02
00000979 R R 02
0000097C R R 02
0000086B R R 02
000008E4 R R 02
00000965 R R 02
0000089E R R 02
0000092D R R 02
00000913 R R 02
000008D7 R R 02
000009FA R R 02
00000A2D R R 02
00000928 R R 02
0000099C R R 02
0000099C R R 02
0000099C R R 02
00000846 R R 02
00000951 R R 02
0000098E R R 02
00000977 R R 02
0000084C R R 02
000008E7 R R 02

PATRN_INSQTI
PATRN_INSQUE
PATRN_INSV
PATRN_JMP
PATRN_JS8
PATRN_LDPCTX
PATRN_LOCC
PATRN_MATCHC
PATRN_MCOMB
PATRN_MCOML
PATRN_MCOMM
PATRN_MFPR
PATRN_MNEG8
PATRN_MNEGD
PATRN_MNEG8
PATRN_MNEGG
PATRN_MNEG8
PATRN_MNEGL
PATRN_MNEG8
PATRN_MOVAB
PATRN_MOVAL
PATRN_MOVAO
PATRN_MOVAQ
PATRN_MOVAW
PATRN_MOVB
PATRN_MOVC3
PATRN_MOVC5
PATRN_MOVD
PATRN_MOVF
PATRN_MOVG
PATRN_MOVH
PATRN_MOVL
PATRN_MOVO
PATRN_MOVP
PATRN_MOVPSL
PATRN_MOVQ
PATRN_MOVTC
PATRN_MOVTUC
PATRN_MOVW
PATRN_MOVZBL
PATRN_MOVZBW
PATRN_MOVZWL
PATRN_MTPR
PATRN_MULB2
PATRN_MULB3
PATRN_MULD2
PATRN_MULD3
PATRN_MULF2
PATRN_MULF3
PATRN_MULG2
PATRN_MULG3
PATRN_MULH2
PATRN_MULH3
PATRN_MULL2
PATRN_MULL3
PATRN_MULP
PATRN_MULW2

000008E7 R 02
0000085C R 02
000009A6 R R 02
00000864 R R 02
00000864 R R 02
00000846 R R 02
000008A3 R R 02
00000866 R R 02
00000943 R R 02
00000980 R R 02
00000969 R R 02
00000980 R R 02
00000943 R R 02
00000908 R R 02
000008CF R R 02
000009F2 R R 02
00000A25 R R 02
00000980 R R 02
00000969 R R 02
00000962 R R 02
00000990 R R 02
00000A3F R R 02
00000937 R R 02
000008AC R R 02
00000943 R R 02
00000878 R R 02
00000881 R R 02
00000908 R R 02
000008CF R R 02
000009F2 R R 02
00000A25 R R 02
00000980 R R 02
00000A3C R R 02
00000896 R R 02
0000098A R R 02
00000934 R R 02
00000887 R R 02
00000887 R R 02
00000969 R R 02
00000953 R R 02
00000956 R R 02
00000890 R R 02
00000987 R R 02
0000093C R R 02
0000093F R R 02
000008ED R R 02
000008F0 R R 02
000008B1 R R 02
000008B4 R R 02
000009D4 R R 02
000009D7 R R 02
00000A07 R R 02
00000A0A R R 02
00000979 R R 02
0000097C R R 02
0000086B R R 02
000008E4 R R 02
00000965 R R 02
0000089E R R 02
0000092D R R 02
00000913 R R 02
000008D7 R R 02
000009FA R R 02
00000A2D R R 02
00000928 R R 02
0000099C R R 02
0000099C R R 02
0000099C R R 02
00000846 R R 02
00000951 R R 02
0000098E R R 02
00000977 R R 02
0000084C R R 02
000008E7 R R 02

PATRN_MULW3								
PATRN_NOP	00000965 R	02	PATRN_XORL3			0000097C R	02	
PATRN_POLYD	00000846 R	02	PATRN_XORW2			000008E4 R	02	
PATRN_POLYF	00000919 R	02	PATRN_XORW3			00000965 R	02	
PATRN_POLYG	000008DD R	02	PSL			= 00000054		
PATRN_POLYH	00000A00 R	02	PSLSS_CURMOD			= 00000002		
PATRN_POPR	00000A33 R	02	PSLSV_CURMOD			= 00000018		
PATRN_PROBER	00000975 R	02	PSLSV_FPD			= 00000004		
PATRN_PROBEW	00000858 R	02	PSLSV_TBIT			= 00000004		
PATRN_PUSHAB	00000864 R	02	PSLSV_TP			= 0000001E		
PATRN_PUSHAL	00000993 R	02	READ_ADDRS			= FFFF78		
PATRN_PUSHAO	00000A42 R	02	READ_CHECK			00000DCE R	02	
PATRN_PUSHAQ	0000093A R	02	READ_FAULT			00000EEB R	02	
PATRN_PUSHAW	000008AF R	02	READ_OPERANDS			= FFFFEB8		
PATRN_PUSHL	0000098C R	02	READ_REASON			00000F26 R	02	
PATRN_PUSHR	00000975 R	02	READ_REG			00000BC7 R	02	
PATRN_REI	00000846 R	02	REASON_HANDLER			00000F32 R	02	
PATRN_REMQHI	000008EA R	02	REGISTER_MODE			00000B80 R	02	
PATRN_REMQTI	000008EA R	02	REG_AP			= 00000044		
PATRN_REMQUE	0000085F R	02	REG_DEF_MODE			00000C05 R	02	
PATRN_RET	00000846 R	02	REG_FP			= 00000048		
PATRN_ROTL	00000959 R	02	REG_PC			= 00000050		
PATRN_RSB	00000846 R	02	REG_RO			= 00000014		
PATRN_SBWC	00000979 R	02	REG_SP			= 0000004C		
PATRN_SCANC	0000087C R	02	RESIGNAL			00000FD7 R	02	
PATRN_SKPC	000008A3 R	02	ROPRAND_CHECK			00000DED R	02	
PATRN_SOBJEQ	000009B4 R	02	SAVE_ALIGN			= FFFFFFFF		
PATRN_SOBJGTR	000009B4 R	02	SAVE_AP			= 00000008		
PATRN_SPANC	0000087C R	02	SAVE_DEPTH			= FFFFFFF8		
PATRN_SUBB2	0000093C R	02	SAVE_MASK			= 00000006		
PATRN_SUBB3	0000093F R	02	SAVE_PARCNT			= FFFFFFFE		
PATRN_SUBD2	000008ED R	02	SAVE_SIGARGS			= 00000010		
PATRN_SUBD3	000008F0 R	02	SFSL_SAVE FP			= FFFFFDDC		
PATRN_SUBF2	000008B1 R	02	SHORT_LOCAL			= 0000000C		
PATRN_SUBF3	000008B4 R	02	SIGARGS			= FFFFFFF8		
PATRN_SUBG2	000009D4 R	02	SIGNAL			= 00000004		
PATRN_SUBG3	000009D7 R	02	SIGNAL_ARGS			000010DC R	02	
PATRN_SUBH2	00000A07 R	02	SIGNAL_START			= 0000000C		
PATRN_SUBH3	00000A0A R	02	SSS_ACCVIO			0000106F R	02	
PATRN_SUBL2	00000979 R	02	SSS_BREAK			= 0000000C		
PATRN_SUBL3	0000097C R	02	SSS_FLTDIV_F			= 0000414		
PATRN_SUBP4	00000866 R	02	SSS_FLTOVF_F			= 00004BC		
PATRN_SUBP6	0000086B R	02	SSS_FLTUND_F			= 00004B4		
PATRN_SUBW2	000008E4 R	02	SSS_OPCCUS			= 00004C4		
PATRN_SUBW3	00000965 R	02	SSS_OPCDEC			= 0000434		
PATRN_SVPCTX	00000846 R	02	SSS_RADRMOD			= 000043C		
PATRN_TSTB	0000094F R	02	SSS_RESIGNAL			= 000044C		
PATRN_TSTD	00000911 R	02	SSS_ROPRAND			= 0000918		
PATRN_TSTF	000008D5 R	02	SSS_TBIT			= 0000454		
PATRN_TSTG	000009F8 R	02	SSS_UNWIND			= 0000464		
PATRN_TSTH	00000A2B R	02	STD_OPCODE			= 0000920		
PATRN_TSTL	0000098C R	02	SYSCALL_HANDL			000000FF R	02	
PATRN_TSTW	00000975 R	02	SYSSSRCHandler			***** X 00		
PATRN_XFC	00000846 R	02	SYSSUNWIND			***** X 00		
PATRN_XORB2	0000093C R	02	TAB_1BYTE			***** X 00		
PATRN_XORB3	0000093F R	02	TAB_2BYTE			00000446 R	02	
PATRN_XORL2	00000979 R	02	TEMP			00000646 R	02	
						= 00000058		

LIB\$DECODE_FAULT Symbol table

- Decode instruction stream

N 13

15-SEP-1984 23:55:56 VAX/VMS Macro V04-00 Page 70
6-SEP-1984 11:05:20 [LIBRTL.SRC]LIBDECODF.MAR;1 (22)

TEST_FRAME
USER_ACTION
USER_ACT_ADDR
USER_ACT_ARG
USER_ACT_ENV
USER_ARG
USER_SIGNAL
V_REGISTER
V_RESIGNAL
WORD_DEF_MODE
WORD_DISP_MODE
WRITE_ADDRS
WRITE_CHECK
WRITE_FAULT
WRITE_REASON
WRITE_REG

=	00000398	R	02
=	0000000C		
=	FFFFFDDE0		
=	FFFFFDDE8		
=	FFFFFDDE4		
=	00000010		
=	00000FE8	R	02
=	00000000		
=	00000001		
=	00000D1D	R	02
=	00000CF4	R	02
=	FFFFFE38		
=	00000E33	R	02
=	00000F5C	R	02
=	00000F97	R	02
=	00000BBA	R	02

+-----+
! Psect synopsis !
+-----+

PSECT name

Allocation PSECT No. Attributes

```

-----+-----+-----+-----+
ABS   .          00000000 ( 0.) 00 ( 0.) NOPIC  USR    CON   ABS   LCL  NOSHR NOEXE NORD  NOWRT NOVEC BYTE
$ABSS  .          00000000 ( 0.) 01 ( 1.) NOPIC  USR    CON   ABS   LCL  NOSHR EXE    RD    WRT  NOVEC BYTE
LIB$CODE        000010E2 ( 4322.) 02 ( 2.) PIC    USR    CON   REL   LCL  SHR    EXE    RD    NOWRT NOVEC LONG
-----+-----+-----+-----+

```

! Performance indicators !

Phase

Page faults	CPU Time	Elapsed Time
32	00:00:00.05	00:00:00.99
128	00:00:00.31	00:00:03.29
422	00:00:15.30	00:01:47.95
0	00:00:01.23	00:00:05.07
414	00:00:04.98	00:00:18.11
1	00:00:00.24	00:00:01.09
1	00:00:00.01	00:00:00.01
0	00:00:00.00	00:00:00.00
1000	00:00:22.12	00:02:16.51

The working set limit was 2100 pages.

115302 bytes (226 pages) of virtual memory were used to buffer the intermediate code.

There were 70 pages of symbol table space allocated to hold 1132 non-local and 112 local symbols.

3138 source lines were read in Pass 1, producing 29 object records in Pass 2.

18 pages of virtual memory were used to define 14 macros.

+-----+ ! Macro library statistics ! +-----+

Macro Library name

Macros defined

\$255\$DUA2B:[SYSLIB]STABLE.MLB:2

LIB\$DECODE_FAULT
VAX-11 Macro Run Statistics

- Decode instruction stream

B 14

15-SEP-1984 23:55:56 VAX/VMS Macro V04-00
6-SEP-1984 11:05:20 [LIBRTL.SRC]LIBDECODEF.MAR;1 Page 71 (22)

771 GETS were required to define 9 macros.

There were no errors, warnings or information messages.

MACRO/ENABLE=SUPPRESSION/DISABLE=(GLOBAL,TRACEBACK)/LIS=LISS:LIBDECODEF/OBJ=OBJ\$:LIBDECODEF MSRC\$:LIBDECODEF/UPDATE=(ENH\$:LIBDECODEF)

0205 AH-BT13A-SE
VAX/VMS V4.0

DIGITAL EQUIPMENT CORPORATION
CONFIDENTIAL AND PROPRIETARY